{"id":"https://openalex.org/W4389370788","doi":"https://doi.org/10.1109/tcsii.2023.3340112","title":"Designing Circuits for AiMC Based on Non-Volatile Memories: A Tutorial Brief on Trade-Off and Strategies for ADCs and DACs Co-Design","display_name":"Designing Circuits for AiMC Based on Non-Volatile Memories: A Tutorial Brief on Trade-Off and Strategies for ADCs and DACs Co-Design","publication_year":2023,"publication_date":"2023-12-06","ids":{"openalex":"https://openalex.org/W4389370788","doi":"https://doi.org/10.1109/tcsii.2023.3340112"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3340112","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3340112","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsii.2023.3340112","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093428266","display_name":"R. Vignali","orcid":"https://orcid.org/0009-0006-6994-4503"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Vignali","raw_affiliation_strings":["Facolta di Ingegneria, Universita degli Studi di Pavia, Pavia, Italy"],"raw_orcid":"https://orcid.org/0009-0006-6994-4503","affiliations":[{"raw_affiliation_string":"Facolta di Ingegneria, Universita degli Studi di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065446466","display_name":"R. Zurla","orcid":"https://orcid.org/0000-0002-4315-1269"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Zurla","raw_affiliation_strings":["Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091318325","display_name":"M. Pasotti","orcid":"https://orcid.org/0000-0003-4988-9982"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Pasotti","raw_affiliation_strings":["Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy"],"raw_orcid":"https://orcid.org/0000-0003-4988-9982","affiliations":[{"raw_affiliation_string":"Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109109320","display_name":"P.L. Rolandi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. L. Rolandi","raw_affiliation_strings":["Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Smartpower TR&D, STMicroelectronics SRL, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056263300","display_name":"Abhairaj Singh","orcid":"https://orcid.org/0000-0002-2729-7057"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"A. Singh","raw_affiliation_strings":["Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027282232","display_name":"Manuel Le Gallo","orcid":"https://orcid.org/0000-0003-1600-6151"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Le Gallo","raw_affiliation_strings":["Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0003-1600-6151","affiliations":[{"raw_affiliation_string":"Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017236774","display_name":"Abu Sebastian","orcid":"https://orcid.org/0000-0001-5603-5243"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"A. Sebastian","raw_affiliation_strings":["Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-5603-5243","affiliations":[{"raw_affiliation_string":"Hybrid Cloud Research, IBM Research Europe (Zurich), Zürich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011801401","display_name":"Taekwang Jang","orcid":"https://orcid.org/0000-0002-4651-0677"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"T. Jang","raw_affiliation_strings":["Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-4651-0677","affiliations":[{"raw_affiliation_string":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043380728","display_name":"Alessio Antolini","orcid":"https://orcid.org/0000-0003-0952-3839"},"institutions":[{"id":"https://openalex.org/I4210098188","display_name":"Laboratori Guglielmo Marconi (Italy)","ror":"https://ror.org/01r3vad87","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210098188"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Antolini","raw_affiliation_strings":["Department of Electrical, Electronic, Information Engineering “Guglielmo Marconi,”, “Ercole De Castro” Research Centre on Electronic Systems for Information and Communication Technologies, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0952-3839","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, Information Engineering “Guglielmo Marconi,”, “Ercole De Castro” Research Centre on Electronic Systems for Information and Communication Technologies, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I4210098188","https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087194868","display_name":"Eleonora Franchi Scarselli","orcid":"https://orcid.org/0000-0001-6994-2088"},"institutions":[{"id":"https://openalex.org/I4210098188","display_name":"Laboratori Guglielmo Marconi (Italy)","ror":"https://ror.org/01r3vad87","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210098188"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Franchi Scarselli","raw_affiliation_strings":["Department of Electrical, Electronic, Information Engineering “Guglielmo Marconi,”, “Ercole De Castro” Research Centre on Electronic Systems for Information and Communication Technologies, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6994-2088","affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, Information Engineering “Guglielmo Marconi,”, “Ercole De Castro” Research Centre on Electronic Systems for Information and Communication Technologies, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I4210098188","https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060646203","display_name":"A. Cabrini","orcid":"https://orcid.org/0000-0003-1862-2409"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Cabrini","raw_affiliation_strings":["Facolta di Ingegneria, Universita degli Studi di Pavia, Pavia, Italy"],"raw_orcid":"https://orcid.org/0000-0003-1862-2409","affiliations":[{"raw_affiliation_string":"Facolta di Ingegneria, Universita degli Studi di Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.813,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72676114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"71","issue":"3","first_page":"1650","last_page":"1655"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.769955575466156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.690474271774292},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5514503717422485},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5497716069221497},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4910585880279541},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.48421287536621094},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.4710887372493744},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.42795437574386597},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.42225149273872375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4172724187374115},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39449185132980347},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38435596227645874},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18674218654632568},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18664386868476868},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17329025268554688},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10836270451545715},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10428556799888611},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09549745917320251}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.769955575466156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.690474271774292},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5514503717422485},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5497716069221497},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4910585880279541},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.48421287536621094},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.4710887372493744},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.42795437574386597},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.42225149273872375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4172724187374115},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39449185132980347},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38435596227645874},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18674218654632568},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18664386868476868},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17329025268554688},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10836270451545715},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10428556799888611},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09549745917320251},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tcsii.2023.3340112","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3340112","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/950487","is_oa":true,"landing_page_url":"https://hdl.handle.net/11585/950487","pdf_url":"https://cris.unibo.it/bitstream/11585/950487/4/Designing_Circuits_for_AiMC_Based_on_Non-Volatile_Memories_A_Tutorial_Brief_on_Trade-Off_and_Strategies_for_ADCs_and_DACs_Co-Design.pdf","source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/646643","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/646643","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems II. Express Briefs, 71 (3)","raw_type":"info:eu-repo/semantics/article"},{"id":"doi:10.3929/ethz-b-000646643","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000646643","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2023.3340112","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3340112","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2664930495","display_name":"A multiprocessor system on chip with in-memory neural processing unit","funder_award_id":"101070634","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W2122352981","https://openalex.org/W2134960812","https://openalex.org/W2433248078","https://openalex.org/W2963122961","https://openalex.org/W3003821665","https://openalex.org/W3007317489","https://openalex.org/W3015982917","https://openalex.org/W3098639703","https://openalex.org/W3134195144","https://openalex.org/W3134703406","https://openalex.org/W3135839634","https://openalex.org/W3205692284","https://openalex.org/W4210530509","https://openalex.org/W4210602150","https://openalex.org/W4220882094","https://openalex.org/W4221118949","https://openalex.org/W4243519499","https://openalex.org/W4308089737","https://openalex.org/W4316661092","https://openalex.org/W4319990485","https://openalex.org/W4360605483","https://openalex.org/W4360605703","https://openalex.org/W4360605725","https://openalex.org/W4360606472","https://openalex.org/W4360606474","https://openalex.org/W4383501653"],"related_works":["https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2070883797","https://openalex.org/W4386859288","https://openalex.org/W2102542442","https://openalex.org/W1986220761","https://openalex.org/W2042495646","https://openalex.org/W2159099865"],"abstract_inverted_index":{"Analog":[0],"In-Memory":[1],"Computing":[2],"(AiMC)":[3],"based":[4],"on":[5],"Non-Volatile":[6],"Memories":[7],"(NVM)":[8],"is":[9],"a":[10,85],"promising":[11],"candidate":[12],"to":[13],"reduce":[14],"latency":[15],"and":[16,36,48,55,76,98],"power":[17],"consumption":[18],"of":[19,29,53,60,74,96],"neural":[20],"network":[21],"(NN)":[22],"inference":[23],"in":[24,50],"edge-computing":[25],"applications.":[26],"This":[27,44],"kind":[28,59],"computational":[30],"accelerators":[31],"allows":[32],"both":[33],"storing":[34],"weights":[35,77],"performing":[37],"in-situ":[38],"analog":[39],"computation":[40],"inside":[41],"the":[42,51,63,67,94],"array.":[43],"tutorial":[45,81],"explores":[46],"trade-offs":[47],"strategies":[49],"design":[52,95],"DACs":[54],"ADCs":[56],"for":[57],"this":[58,80],"systems,":[61],"highlighting":[62],"strong":[64],"interdependence":[65],"between":[66],"two":[68],"converters.":[69],"Starting":[70],"from":[71],"an":[72],"analysis":[73],"input":[75],"encoding":[78],"techniques":[79],"will":[82],"then":[83],"propose":[84],"discussion":[86],"aiming":[87],"at":[88],"exploring":[89],"critical":[90],"aspects":[91],"that":[92],"constrain":[93],"D-A":[97],"A-D":[99],"converters":[100],"drawing":[101],"some":[102],"co-design":[103],"considerations.":[104]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}