{"id":"https://openalex.org/W4388878607","doi":"https://doi.org/10.1109/tcsii.2023.3335117","title":"32 dBm IP1dB/46 dBm IIP3 GaN Phase-Amplitude Setting Circuit at Ku-Band","display_name":"32 dBm IP1dB/46 dBm IIP3 GaN Phase-Amplitude Setting Circuit at Ku-Band","publication_year":2023,"publication_date":"2023-11-21","ids":{"openalex":"https://openalex.org/W4388878607","doi":"https://doi.org/10.1109/tcsii.2023.3335117"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3335117","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3335117","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsii.2023.3335117","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019146307","display_name":"Patrick E. Longhi","orcid":"https://orcid.org/0000-0003-0923-5917"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Patrick Ettore Longhi","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0923-5917","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006772560","display_name":"Sergio Colangeli","orcid":"https://orcid.org/0000-0001-6609-2452"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Colangeli","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6609-2452","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075136497","display_name":"Walter Ciccognani","orcid":"https://orcid.org/0000-0002-8027-2449"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Walter Ciccognani","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8027-2449","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114102088","display_name":"Anjeeshnu Das","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Anjeeshnu Das","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017927385","display_name":"Swati Sharma","orcid":"https://orcid.org/0000-0002-4506-5778"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Swati Sharma","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-4506-5778","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031648705","display_name":"Shikha Sharma","orcid":"https://orcid.org/0000-0001-6742-2441"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Shikha Swaroop Sharma","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6742-2441","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057631769","display_name":"Ernesto Limiti","orcid":"https://orcid.org/0000-0003-4668-7461"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ernesto Limiti","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-4668-7461","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma “Tor Vergata”, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3571,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58208004,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":"71","issue":"4","first_page":"1849","last_page":"1853"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10099","display_name":"GaN-based semiconductor devices and materials","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10099","display_name":"GaN-based semiconductor devices and materials","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/monolithic-microwave-integrated-circuit","display_name":"Monolithic microwave integrated circuit","score":0.8305830955505371},{"id":"https://openalex.org/keywords/ku-band","display_name":"Ku band","score":0.6028096079826355},{"id":"https://openalex.org/keywords/dbm","display_name":"dBm","score":0.560967743396759},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5510530471801758},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5275104641914368},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.51845782995224},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4840478301048279},{"id":"https://openalex.org/keywords/gallium-nitride","display_name":"Gallium nitride","score":0.4517469108104706},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4418700933456421},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4347050189971924},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4078252613544464},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3629317283630371},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27574047446250916},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.16666993498802185},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.11371377110481262},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07103073596954346}],"concepts":[{"id":"https://openalex.org/C128450285","wikidata":"https://www.wikidata.org/wiki/Q1945036","display_name":"Monolithic microwave integrated circuit","level":4,"score":0.8305830955505371},{"id":"https://openalex.org/C2779383134","wikidata":"https://www.wikidata.org/wiki/Q306639","display_name":"Ku band","level":2,"score":0.6028096079826355},{"id":"https://openalex.org/C94105702","wikidata":"https://www.wikidata.org/wiki/Q777017","display_name":"dBm","level":4,"score":0.560967743396759},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5510530471801758},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5275104641914368},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.51845782995224},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4840478301048279},{"id":"https://openalex.org/C2778871202","wikidata":"https://www.wikidata.org/wiki/Q411713","display_name":"Gallium nitride","level":3,"score":0.4517469108104706},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4418700933456421},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4347050189971924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4078252613544464},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3629317283630371},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27574047446250916},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.16666993498802185},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.11371377110481262},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07103073596954346},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2023.3335117","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3335117","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:art.torvergata.it:2108/345624","is_oa":false,"landing_page_url":"https://hdl.handle.net/2108/345624","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2023.3335117","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3335117","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G7240410952","display_name":null,"funder_award_id":"A0375-2020-36755","funder_id":"https://openalex.org/F4320319015","funder_display_name":"Lazio Innova"}],"funders":[{"id":"https://openalex.org/F4320319015","display_name":"Lazio Innova","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1511016768","https://openalex.org/W1977450210","https://openalex.org/W2084867757","https://openalex.org/W2134031111","https://openalex.org/W2153481505","https://openalex.org/W2158017712","https://openalex.org/W2166795803","https://openalex.org/W2606097652","https://openalex.org/W2735608733","https://openalex.org/W2742667603","https://openalex.org/W2886652883","https://openalex.org/W2887302732","https://openalex.org/W2904544001","https://openalex.org/W2976437775","https://openalex.org/W3117972968","https://openalex.org/W3135707314","https://openalex.org/W3182587572","https://openalex.org/W3206888444","https://openalex.org/W4313477319","https://openalex.org/W4384787763","https://openalex.org/W6665006857","https://openalex.org/W6677741849","https://openalex.org/W6701083680","https://openalex.org/W6767612190","https://openalex.org/W6842472296"],"related_works":["https://openalex.org/W3147984949","https://openalex.org/W2222279416","https://openalex.org/W2170907303","https://openalex.org/W2162357047","https://openalex.org/W2095961305","https://openalex.org/W2099322684","https://openalex.org/W4281910759","https://openalex.org/W2389461683","https://openalex.org/W598463356","https://openalex.org/W1562902234"],"abstract_inverted_index":{"Design":[0],"and":[1,7,48,71,100,104,150],"characterization":[2],"of":[3,27,60,67,131,180],"a":[4,54,178],"6-bit":[5],"Phase":[6],"Amplitude":[8],"Setting":[9],"circuit":[10],"realized":[11],"in":[12,18,22,33,65,86,97],"Gallium":[13,172,196],"Nitride":[14,197],"MMIC":[15,185],"technology":[16],"operating":[17,113],"Ku-band":[19,134,161],"are":[20,137,165],"reported":[21],"this":[23,129],"brief.":[24],"An":[25],"analysis":[26,83,93],"transistor":[28],"periphery":[29],"selection":[30],"is":[31,51,84,94,186],"provided":[32],"order":[34],"to":[35],"fulfil":[36],"linearity":[37],"parameters":[38],"concurrently":[39],"targeting":[40,190],"other":[41,168],"design":[42,124],"constraints":[43],"such":[44,170,194],"as":[45,171,195],"switch":[46,61,72],"isolation":[47,73],"size.":[49],"It":[50],"shown":[52],"that":[53],"trade-off":[55],"between":[56],"the":[57,87,109],"contrasting":[58],"goals":[59],"power":[62,92,144],"handling":[63],"(expressed":[64],"terms":[66],"1dB":[68],"compression":[69,148],"point)":[70],"should":[74],"be":[75],"addressed.":[76],"The":[77,184],"proposed":[78],"linear":[79],"versus":[80],"nonlinear":[81],"performance":[82],"uncommon":[85],"open":[88],"literature":[89],"since":[90],"high":[91],"seldom":[95],"treated":[96],"multi-bit":[98],"phase":[99],"amplitude":[101],"control":[102],"circuits":[103,132,193],"even":[105],"more":[106],"valuable":[107],"considering":[108],"relatively":[110],"higher":[111],"targeted":[112],"bandwidth":[114],"than":[115],"previously":[116],"published":[117],"material.":[118],"A":[119],"useful":[120],"insight":[121],"into":[122],"some":[123],"trade-offs":[125],"required":[126],"when":[127],"synthesizing":[128],"class":[130],"at":[133,145,160],"or":[135,174],"above":[136],"here":[138],"provided.":[139],"State-of-the-art":[140],"+32":[141],"dBm":[142,153],"Input":[143,154],"1":[146],"dB":[147],"point":[149],"+":[151],"46":[152],"referred":[155],"Third":[156],"Order":[157],"Intercept":[158],"Point":[159],"(13":[162],"-17":[163],"GHz)":[164],"verified":[166],"outclassing":[167],"technologies":[169],"Arsenide":[173],"Silicon":[175],"Germanium":[176],"by":[177],"factor":[179],"10":[181],"-20":[182],"dB.":[183],"an":[187],"initial":[188],"demonstrator":[189],"highly":[191],"integrated":[192],"core-chips.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2023-11-22T00:00:00"}