{"id":"https://openalex.org/W4388755585","doi":"https://doi.org/10.1109/tcsii.2023.3333851","title":"An Overview of Computing-in-Memory Circuits With DRAM and NVM","display_name":"An Overview of Computing-in-Memory Circuits With DRAM and NVM","publication_year":2023,"publication_date":"2023-11-17","ids":{"openalex":"https://openalex.org/W4388755585","doi":"https://doi.org/10.1109/tcsii.2023.3333851"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3333851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3333851","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100748581","display_name":"Sangjin Kim","orcid":"https://orcid.org/0000-0001-6665-9973"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangjin Kim","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6665-9973","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077896259","display_name":"Hoi\u2010Jun Yoo","orcid":"https://orcid.org/0000-0002-6661-4879"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hoi-Jun Yoo","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6661-4879","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":2.4921,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.90218901,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"71","issue":"3","first_page":"1626","last_page":"1631"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9041236042976379},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7495051622390747},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6683695316314697},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6661829948425293},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.6507330536842346},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5953167676925659},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5840811729431152},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5484750866889954},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.487779438495636},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.44945377111434937},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.4158768653869629},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33959680795669556},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3301619291305542},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.30547070503234863},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3022468686103821},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1835435926914215},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.08547759056091309},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.06897297501564026}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9041236042976379},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7495051622390747},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6683695316314697},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6661829948425293},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.6507330536842346},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5953167676925659},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5840811729431152},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5484750866889954},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.487779438495636},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.44945377111434937},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.4158768653869629},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33959680795669556},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3301619291305542},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.30547070503234863},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3022468686103821},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1835435926914215},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.08547759056091309},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.06897297501564026},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2023.3333851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3333851","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W2013028205","https://openalex.org/W2025674646","https://openalex.org/W2036687738","https://openalex.org/W2170257519","https://openalex.org/W2605347906","https://openalex.org/W2765234579","https://openalex.org/W2766489088","https://openalex.org/W2792893539","https://openalex.org/W2922487710","https://openalex.org/W2945287634","https://openalex.org/W2974585810","https://openalex.org/W2979719709","https://openalex.org/W3000301330","https://openalex.org/W3015432327","https://openalex.org/W3016014942","https://openalex.org/W3016765354","https://openalex.org/W3026786299","https://openalex.org/W3061567197","https://openalex.org/W3099871312","https://openalex.org/W3100639723","https://openalex.org/W3133754064","https://openalex.org/W3134274954","https://openalex.org/W3134703406","https://openalex.org/W3135701542","https://openalex.org/W3155004489","https://openalex.org/W3184281067","https://openalex.org/W3194056411","https://openalex.org/W4220882094","https://openalex.org/W4220958508","https://openalex.org/W4221118949","https://openalex.org/W4225364593","https://openalex.org/W4286571786","https://openalex.org/W4286571868","https://openalex.org/W4295036115","https://openalex.org/W4312949026","https://openalex.org/W4360605725","https://openalex.org/W4360606474","https://openalex.org/W4360607286","https://openalex.org/W4385080060","https://openalex.org/W4385212698","https://openalex.org/W4385215836","https://openalex.org/W6799155455"],"related_works":["https://openalex.org/W2349033888","https://openalex.org/W1572401189","https://openalex.org/W2056436264","https://openalex.org/W1030357071","https://openalex.org/W2011998170","https://openalex.org/W2188534734","https://openalex.org/W1578129872","https://openalex.org/W2019862949","https://openalex.org/W2123815799","https://openalex.org/W2136485767"],"abstract_inverted_index":{"Computing-in-memory":[0],"(CIM)":[1],"has":[2,21],"emerged":[3],"as":[4,44],"an":[5],"energy-efficient":[6],"hardware":[7],"solution":[8],"for":[9],"machine":[10],"learning":[11],"and":[12,35,46,56,80,85,100,109,114],"AI.":[13],"While":[14],"static":[15],"random":[16,31],"access":[17,32],"memory":[18,33,37],"(SRAM)-based":[19],"CIM":[20],"been":[22],"prevalent,":[23],"growing":[24],"attention":[25],"is":[26],"directed":[27],"towards":[28],"leveraging":[29],"dynamic":[30],"(DRAM)":[34],"non-volatile":[36],"(NVM)":[38],"with":[39,78,96],"its":[40],"unique":[41,62],"characteristics":[42],"such":[43],"high-density":[45],"non-volatility.":[47],"This":[48,103],"brief":[49],"reviews":[50],"the":[51,73,106,119],"evolving":[52],"trends":[53],"in":[54,112],"DRAM":[55,74],"NVM-based":[57],"CIM,":[58],"which":[59,117],"have":[60],"faced":[61],"challenges":[63,92],"that":[64],"arise":[65],"from":[66],"SRAM":[67],"despite":[68],"their":[69],"advantages.":[70],"For":[71],"instance,":[72],"cell\u2019s":[75],"density":[76],"comes":[77],"leakage":[79],"refresh":[81],"issues,":[82],"impacting":[83],"efficiency":[84],"computing":[86,90],"accuracy.":[87],"NVM-CIM":[88,115],"faces":[89],"accuracy":[91],"of":[93],"resistance-based":[94],"computation":[95],"low":[97],"signal":[98],"margins":[99],"non-linear":[101],"characteristics.":[102],"tutorial":[104],"discusses":[105],"current":[107],"status":[108],"future":[110],"directions":[111],"DRAM-CIM":[113],"research,":[116],"address":[118],"abovementioned":[120],"challenge.":[121]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":23},{"year":2024,"cited_by_count":3}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}