{"id":"https://openalex.org/W4382119943","doi":"https://doi.org/10.1109/tcsii.2023.3289186","title":"Cheshire: A Lightweight, Linux-Capable RISC-V Host Platform for Domain-Specific Accelerator Plug-In","display_name":"Cheshire: A Lightweight, Linux-Capable RISC-V Host Platform for Domain-Specific Accelerator Plug-In","publication_year":2023,"publication_date":"2023-06-26","ids":{"openalex":"https://openalex.org/W4382119943","doi":"https://doi.org/10.1109/tcsii.2023.3289186"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3289186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3289186","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11585/956613","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017154351","display_name":"Alessandro Ottaviano","orcid":"https://orcid.org/0009-0000-9924-3536"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Ottaviano","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0009-0000-9924-3536","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085591358","display_name":"Thomas Benz","orcid":"https://orcid.org/0000-0002-0326-9676"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Benz","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-0326-9676","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052998498","display_name":"Paul Scheffler","orcid":"https://orcid.org/0000-0003-4230-1381"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paul Scheffler","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0003-4230-1381","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland","Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy"],"raw_orcid":"https://orcid.org/0000-0001-8068-3806","affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.1567,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.97946313,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"70","issue":"10","first_page":"3777","last_page":"3781"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.8170645236968994},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.7168667316436768},{"id":"https://openalex.org/keywords/plug-in","display_name":"Plug-in","score":0.5943139791488647},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5690158009529114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5203654170036316},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4786428213119507},{"id":"https://openalex.org/keywords/plug-and-play","display_name":"Plug and play","score":0.41079646348953247}],"concepts":[{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.8170645236968994},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.7168667316436768},{"id":"https://openalex.org/C4924752","wikidata":"https://www.wikidata.org/wiki/Q184148","display_name":"Plug-in","level":2,"score":0.5943139791488647},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5690158009529114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5203654170036316},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4786428213119507},{"id":"https://openalex.org/C2780070844","wikidata":"https://www.wikidata.org/wiki/Q857815","display_name":"Plug and play","level":2,"score":0.41079646348953247},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2023.3289186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3289186","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/956613","is_oa":true,"landing_page_url":"https://hdl.handle.net/11585/956613","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:cris.unibo.it:11585/956613","is_oa":true,"landing_page_url":"https://hdl.handle.net/11585/956613","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3930056189","display_name":null,"funder_award_id":"877056","funder_id":"https://openalex.org/F4320327207","funder_display_name":"Electronic Components and Systems for European Leadership"}],"funders":[{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2145692097","https://openalex.org/W2912012512","https://openalex.org/W2936567838","https://openalex.org/W2968357334","https://openalex.org/W3002612001","https://openalex.org/W3196886152","https://openalex.org/W3203242999","https://openalex.org/W4225682136","https://openalex.org/W4225986329","https://openalex.org/W4281790130","https://openalex.org/W4285028160","https://openalex.org/W4297097447","https://openalex.org/W4297097469","https://openalex.org/W4313450353","https://openalex.org/W4379116097","https://openalex.org/W4388469806","https://openalex.org/W6838588649","https://openalex.org/W6852663756"],"related_works":["https://openalex.org/W47352601","https://openalex.org/W3025520020","https://openalex.org/W2095769150","https://openalex.org/W2279095528","https://openalex.org/W2352394813","https://openalex.org/W2360042170","https://openalex.org/W2368465758","https://openalex.org/W2064029199","https://openalex.org/W2108894446","https://openalex.org/W4223592178"],"abstract_inverted_index":{"Power":[0],"and":[1,9,43,52,80,106,117,126,130,175],"cost":[2],"constraints":[3],"in":[4,139,160,180],"the":[5,36,60],"Internet-of-Things":[6],"(IoT)":[7],"extreme-edge":[8],"TinyML":[10],"domains,":[11],"coupled":[12],"with":[13],"increasing":[14],"performance":[15],"requirements,":[16],"motivate":[17],"a":[18,50,68,73,81,134,187],"trend":[19],"toward":[20],"heterogeneous":[21],"architectures.":[22],"These":[23],"designs":[24],"use":[25],"energy-efficient":[26],"application-class":[27],"host":[28,56],"processors":[29],"to":[30,88,152],"coordinate":[31],"compute-specialized":[32],"multicore":[33],"accelerators,":[34],"amortizing":[35],"architectural":[37],"costs":[38],"of":[39,63,114,150,191],"operating":[40],"system":[41],"support":[42],"external":[44],"communication.":[45],"This":[46],"brief":[47],"presents":[48],"Cheshire,":[49],"lightweight":[51],"modular":[53],"64-bit":[54],"Linux-capable":[55],"platform":[57],"designed":[58],"for":[59,182],"seamless":[61],"plug-in":[62],"domain-specific":[64],"accelerators.":[65],"It":[66,94],"features":[67],"unique":[69],"low-pin-count":[70],"DRAM":[71,121,169],"interface,":[72,122],"last-level":[74],"cache":[75],"configurable":[76],"as":[77,133],"scratchpad":[78],"memory,":[79],"DMA":[82],"engine":[83],"enabling":[84],"efficient":[85],"data":[86],"movement":[87],"or":[89,92],"from":[90],"accelerators":[91],"DRAM.":[93],"also":[95],"provides":[96],"numerous":[97],"optional":[98],"IO":[99],"peripherals":[100,116],"including":[101],"UART,":[102],"SPI,":[103],"I2C,":[104],"VGA,":[105],"GPIOs.":[107],"Cheshire\u2019s":[108],"synthesizable":[109],"RTL":[110],"description,":[111],"comprising":[112],"all":[113],"its":[115,118,183],"fully":[119],"digital":[120],"is":[123],"available":[124],"free":[125],"open-source.":[127],"We":[128],"implemented":[129],"fabricated":[131],"Cheshire":[132],"silicon":[135],"demonstrator":[136],"called":[137],"Neo":[138,146],"TSMC\u2019s":[140],"65nm":[141],"CMOS":[142],"technology.":[143],"At":[144],"1.2V,":[145],"achieves":[147],"clock":[148],"frequencies":[149],"up":[151],"325":[153],"MHz":[154],"while":[155,185],"not":[156],"exceeding":[157],"300":[158],"mW":[159],"total":[161],"power":[162],"on":[163],"data-intensive":[164],"computational":[165],"workloads.":[166],"Its":[167],"RPC":[168],"interface":[170],"consumes":[171],"only":[172,177],"250":[173],"pJ/B":[174],"incurs":[176],"3.5":[178],"kGE":[179],"area":[181],"PHY":[184],"attaining":[186],"peak":[188],"transfer":[189],"rate":[190],"750":[192],"MB/s":[193],"at":[194],"200":[195],"MHz.":[196]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
