{"id":"https://openalex.org/W4376456681","doi":"https://doi.org/10.1109/tcsii.2023.3274703","title":"A 47 TOPS/W 10T SRAM-Based Multi-Bit Signed CIM With Self-Adaptive Bias Voltage Generator for Edge Computing Applications","display_name":"A 47 TOPS/W 10T SRAM-Based Multi-Bit Signed CIM With Self-Adaptive Bias Voltage Generator for Edge Computing Applications","publication_year":2023,"publication_date":"2023-05-11","ids":{"openalex":"https://openalex.org/W4376456681","doi":"https://doi.org/10.1109/tcsii.2023.3274703"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3274703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3274703","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100366004","display_name":"Lu Lu","orcid":"https://orcid.org/0000-0001-6745-622X"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Lu Lu","raw_affiliation_strings":["Institute of Microelectronics, Agency for Science, Technology and Research (A&#x002A;STAR), Connexis, Singapore"],"raw_orcid":"https://orcid.org/0000-0001-6745-622X","affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Agency for Science, Technology and Research (A&#x002A;STAR), Connexis, Singapore","institution_ids":["https://openalex.org/I115228651","https://openalex.org/I4210090209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101615706","display_name":"Anh Tuan","orcid":"https://orcid.org/0000-0002-8320-6818"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Do Anh Tuan","raw_affiliation_strings":["Institute of Microelectronics, Agency for Science, Technology and Research (A&#x002A;STAR), Connexis, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-8320-6818","affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Agency for Science, Technology and Research (A&#x002A;STAR), Connexis, Singapore","institution_ids":["https://openalex.org/I115228651","https://openalex.org/I4210090209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8407,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.85301837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"70","issue":"9","first_page":"3599","last_page":"3603"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7241834998130798},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5944523811340332},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5850588083267212},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5592044591903687},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5452057719230652},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5306806564331055},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49952030181884766},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.47591501474380493},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4260317087173462},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4132135212421417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35075533390045166},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33617550134658813},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3141354024410248},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2011827528476715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20027786493301392},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.19985827803611755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15524950623512268}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7241834998130798},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5944523811340332},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5850588083267212},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5592044591903687},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5452057719230652},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5306806564331055},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49952030181884766},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47591501474380493},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4260317087173462},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4132135212421417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35075533390045166},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33617550134658813},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3141354024410248},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2011827528476715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20027786493301392},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.19985827803611755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15524950623512268},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2023.3274703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3274703","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2099231065","https://openalex.org/W2130360162","https://openalex.org/W2794288888","https://openalex.org/W2967433097","https://openalex.org/W2990797940","https://openalex.org/W3015626316","https://openalex.org/W3016014942","https://openalex.org/W3016123840","https://openalex.org/W3097655915","https://openalex.org/W3120016950","https://openalex.org/W3164913974","https://openalex.org/W3180627186","https://openalex.org/W4200568566","https://openalex.org/W4225364593","https://openalex.org/W4226450448","https://openalex.org/W4237869567","https://openalex.org/W4280621230","https://openalex.org/W6803268662"],"related_works":["https://openalex.org/W2095795001","https://openalex.org/W2003063789","https://openalex.org/W2465290883","https://openalex.org/W2035078432","https://openalex.org/W1970620885","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2031972468","https://openalex.org/W4388836178","https://openalex.org/W1510452813"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,35,52],"10T":[4],"static":[5],"random-access":[6],"memory":[7,12],"(SRAM)":[8],"\u2013":[9],"computing":[10],"in":[11,34,154],"(CIM)":[13],"structure":[14,141],"of":[15,60,95],"32kb":[16],"macro":[17],"unit":[18],"for":[19,51,80],"convolutional":[20],"neural":[21],"networks":[22],"(CNNs).":[23],"The":[24],"proposed":[25,140],"CIM":[26],"handles":[27],"\u00b1":[28],"computation":[29],"with":[30,98,145],"signed":[31],"input":[32,124],"signals":[33],"single":[36],"bitcell":[37,63],"and":[38,101,123,131,136,149],"obtains":[39],"3":[40],"times":[41],"<inline-formula":[42],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[43],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[44],"<tex-math":[45],"notation=\"LaTeX\">$\\Delta":[46],"$":[47],"</tex-math></inline-formula>":[48],"BL":[49],"range":[50],"larger":[53,66],"sensing":[54],"margin.":[55],"Although":[56],"the":[57,61,69,73,81,93,114,139,146],"area":[58],"overhead":[59],"SRAM":[62],"is":[64,76,89,110],"27%":[65],"due":[67],"to":[68,78,91,112,128],"positive":[70],"branch":[71],"PMOS,":[72],"array":[74],"size":[75],"reduced":[77],"half":[79],"same":[82],"computation.":[83],"A":[84,106],"serial":[85],"multi-bit":[86],"weight":[87,96,122,135],"technique":[88],"used":[90],"extend":[92],"number":[94],"bits":[97],"improved":[99],"linearity":[100],"no":[102],"significant":[103],"time":[104],"penalty.":[105],"bias":[107],"voltage":[108],"generator":[109],"implemented":[111],"regulate":[113],"discharge":[115],"current":[116],"under":[117],"different":[118],"PT":[119],"variations.":[120],"Both":[121],"can":[125],"be":[126],"adjusted":[127],"1,":[129],"2,":[130],"4-b.":[132],"For":[133],"4-b":[134,137],"input,":[138],"achieves":[142],"85.7%":[143],"accuracy":[144],"CIFAR-10":[147],"dataset":[148],"47":[150],"TOPS/W":[151],"energy":[152],"consumption":[153],"CMOS":[155],"28nm":[156],"technology.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}