{"id":"https://openalex.org/W4324292104","doi":"https://doi.org/10.1109/tcsii.2023.3257058","title":"A Digital Bit-Reconfigurable Versatile Compute-In-Memory Macro for Machine Learning Acceleration","display_name":"A Digital Bit-Reconfigurable Versatile Compute-In-Memory Macro for Machine Learning Acceleration","publication_year":2023,"publication_date":"2023-03-14","ids":{"openalex":"https://openalex.org/W4324292104","doi":"https://doi.org/10.1109/tcsii.2023.3257058"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2023.3257058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3257058","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077370275","display_name":"Xin Zhang","orcid":"https://orcid.org/0000-0002-0164-580X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Xin Zhang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036989019","display_name":"Yuncheng Lu","orcid":"https://orcid.org/0000-0003-0465-942X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuncheng Lu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100696804","display_name":"Bo Wang","orcid":"https://orcid.org/0000-0001-9199-0799"},"institutions":[{"id":"https://openalex.org/I152815399","display_name":"Singapore University of Technology and Design","ror":"https://ror.org/05j6fvn87","country_code":"SG","type":"education","lineage":["https://openalex.org/I152815399"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bo Wang","raw_affiliation_strings":["Information Systems Technology and Design, Singapore University of Technology and Design, Tampines, Singapore"],"affiliations":[{"raw_affiliation_string":"Information Systems Technology and Design, Singapore University of Technology and Design, Tampines, Singapore","institution_ids":["https://openalex.org/I152815399"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077370275"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.6517,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66821635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"70","issue":"5","first_page":"1744","last_page":"1748"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7811141610145569},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.7137570977210999},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7036880254745483},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6514670252799988},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.6427211761474609},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.6321526169776917},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.5972186326980591},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5156658887863159},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.514151394367218},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5071401596069336},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.46586301922798157},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.42127907276153564},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36135199666023254},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26679617166519165},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1264238953590393},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0849713385105133}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7811141610145569},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.7137570977210999},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7036880254745483},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6514670252799988},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.6427211761474609},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.6321526169776917},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.5972186326980591},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5156658887863159},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.514151394367218},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5071401596069336},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.46586301922798157},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.42127907276153564},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36135199666023254},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26679617166519165},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1264238953590393},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0849713385105133},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2023.3257058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2023.3257058","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/170326","is_oa":false,"landing_page_url":"https://hdl.handle.net/10356/170326","pdf_url":null,"source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2790556218","https://openalex.org/W2904299207","https://openalex.org/W2920866490","https://openalex.org/W2922487710","https://openalex.org/W2969812992","https://openalex.org/W2985727781","https://openalex.org/W3017968097","https://openalex.org/W3134526034","https://openalex.org/W3139521791","https://openalex.org/W4220958508","https://openalex.org/W4220990849","https://openalex.org/W4221131761","https://openalex.org/W4286571878"],"related_works":["https://openalex.org/W1526136018","https://openalex.org/W2004992409","https://openalex.org/W2435845228","https://openalex.org/W2175980536","https://openalex.org/W1489920911","https://openalex.org/W3163255384","https://openalex.org/W2283780843","https://openalex.org/W1987314133","https://openalex.org/W2900572407","https://openalex.org/W2739582517"],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3],"digital":[4],"versatile":[5,45],"SRAM-based":[6],"computing-in-memory":[7],"(CIM)":[8],"macro":[9,28,47],"with":[10],"reconfigurable":[11],"precision":[12],"from":[13],"1-bit":[14],"to":[15,79],"16-bit":[16],"and":[17,23,34,38,59,72,89],"programmable":[18],"mathematical":[19],"functions,":[20],"including":[21],"addition":[22,32,36],"multiplication.":[24],"The":[25,43],"proposed":[26,44],"CIM":[27,46],"supports":[29],"1~16-bit":[30],"weight-stationary":[31],"(WSA)":[33],"operands-stationary":[35],"(OSA),":[37],"1~8-bit":[39],"bit-serial":[40],"multiplication":[41],"(BSM).":[42],"accelerates":[48],"various":[49],"machine":[50],"learning":[51],"algorithms":[52],"such":[53],"as":[54],"convolutional":[55],"neural":[56],"networks":[57],"(CNNs)":[58],"self-organizing":[60],"maps":[61],"(SOMs).":[62],"A":[63],"test":[64],"chip":[65],"was":[66],"fabricated":[67],"in":[68],"65nm":[69],"CMOS":[70],"technology":[71],"achieved":[73],"an":[74],"energy":[75],"efficiency":[76],"of":[77],"up":[78],"40.7":[80],"TOPS/W":[81,91],"for":[82,86,92],"WSA":[83],"(1-bit),":[84,88],"39.4TOPS/W":[85],"OSA":[87],"84.1":[90],"BSM":[93],"(1-bit).":[94]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}