{"id":"https://openalex.org/W4312977143","doi":"https://doi.org/10.1109/tcsii.2022.3224022","title":"A New NN-Based Approach to In-Sensor PDM-to-PCM Conversion for Ultra TinyML KWS","display_name":"A New NN-Based Approach to In-Sensor PDM-to-PCM Conversion for Ultra TinyML KWS","publication_year":2022,"publication_date":"2022-11-24","ids":{"openalex":"https://openalex.org/W4312977143","doi":"https://doi.org/10.1109/tcsii.2022.3224022"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3224022","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3224022","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsii.2022.3224022","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088875863","display_name":"Paola Vitolo","orcid":"https://orcid.org/0000-0001-6703-3999"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Paola Vitolo","raw_affiliation_strings":["Department of Industrial Engineering, University of Salerno, Fisciano, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Industrial Engineering, University of Salerno, Fisciano, Italy","institution_ids":["https://openalex.org/I131729948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029809556","display_name":"Rosalba Liguori","orcid":"https://orcid.org/0000-0002-0093-1169"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Rosalba Liguori","raw_affiliation_strings":["Department of Industrial Engineering, University of Salerno, Fisciano, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Industrial Engineering, University of Salerno, Fisciano, Italy","institution_ids":["https://openalex.org/I131729948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026535044","display_name":"Luigi Di Benedetto","orcid":"https://orcid.org/0000-0001-5588-0621"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Di Benedetto","raw_affiliation_strings":["Department of Industrial Engineering, University of Salerno, Fisciano, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Industrial Engineering, University of Salerno, Fisciano, Italy","institution_ids":["https://openalex.org/I131729948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044628138","display_name":"Alfredo Rubino","orcid":"https://orcid.org/0000-0002-5690-9040"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alfredo Rubino","raw_affiliation_strings":["Department of Industrial Engineering, University of Salerno, Fisciano, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Industrial Engineering, University of Salerno, Fisciano, Italy","institution_ids":["https://openalex.org/I131729948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036123913","display_name":"Danilo Pau","orcid":"https://orcid.org/0000-0003-1585-2313"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Danilo Pau","raw_affiliation_strings":["System Research and Applications, STMicroelectronics, Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"System Research and Applications, STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030070417","display_name":"Gian Domenico Licciardo","orcid":"https://orcid.org/0000-0002-1913-4928"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gian Domenico Licciardo","raw_affiliation_strings":["Department of Industrial Engineering, University of Salerno, Fisciano, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Industrial Engineering, University of Salerno, Fisciano, Italy","institution_ids":["https://openalex.org/I131729948"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5088875863"],"corresponding_institution_ids":["https://openalex.org/I131729948"],"apc_list":null,"apc_paid":null,"fwci":1.7831,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85100287,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"70","issue":"4","first_page":"1595","last_page":"1599"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10860","display_name":"Speech and Audio Processing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10860","display_name":"Speech and Audio Processing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5594353079795837},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.48883289098739624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47527068853378296},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47521740198135376},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.43952134251594543},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4165620803833008},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34420230984687805},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3432559370994568},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34296274185180664},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3267107605934143},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2480432689189911},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.22639057040214539},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20343682169914246}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5594353079795837},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.48883289098739624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47527068853378296},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47521740198135376},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43952134251594543},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4165620803833008},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34420230984687805},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3432559370994568},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34296274185180664},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3267107605934143},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2480432689189911},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.22639057040214539},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20343682169914246}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2022.3224022","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3224022","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2022.3224022","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3224022","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W2002299243","https://openalex.org/W2023470526","https://openalex.org/W2042405550","https://openalex.org/W2109256542","https://openalex.org/W2137618529","https://openalex.org/W2580775607","https://openalex.org/W2797583228","https://openalex.org/W2912581782","https://openalex.org/W2960833983","https://openalex.org/W2972756058","https://openalex.org/W3019215432","https://openalex.org/W3047171309","https://openalex.org/W3092256386","https://openalex.org/W3104775050","https://openalex.org/W3177366646","https://openalex.org/W3183643698","https://openalex.org/W4205550152","https://openalex.org/W4205845745","https://openalex.org/W4206567542","https://openalex.org/W4210605464","https://openalex.org/W4213445103","https://openalex.org/W4220850815","https://openalex.org/W4242156971","https://openalex.org/W4295855486","https://openalex.org/W6750665317","https://openalex.org/W6755089403","https://openalex.org/W6798047092","https://openalex.org/W6806654162"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153"],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3,8,45,73,80,98,145],"new":[4],"approach":[5,42],"based":[6],"on":[7,97],"tiny":[9],"neural":[10,74],"network":[11,75],"to":[12],"convert":[13],"Pulse":[14,29],"Density":[15],"Modulation":[16,31],"(PDM)":[17],"signals":[18],"acquired":[19],"from":[20],"digital":[21,37],"Micro-Electro-Mechanical":[22],"System":[23],"(MEMS)":[24],"microphones":[25],"into":[26,166],"the":[27,52,66,123,135,160,163,167,173],"standard":[28],"Code":[30],"(PCM)":[32],"format":[33],"for":[34,44,55],"any":[35],"further":[36],"audio":[38],"processing.":[39],"The":[40,77],"proposed":[41,164],"allows":[43],"compact":[46],"and":[47,69,108,144],"ultra-low-power":[48],"hardware":[49],"implementation":[50],"of":[51,84,91,141,147,162],"conversion,":[53],"suitable":[54],"ultra":[56],"tinyML":[57],"Key":[58],"Word":[59],"Spotting":[60],"(KWS)":[61],"applications,":[62],"closely":[63,170],"coupled":[64,71,171],"with":[65,72,172],"sensor":[67],"itself":[68],"tightly":[70],"classifier.":[76],"converter":[78],"achieves":[79],"signal-to-noise":[81],"ratio":[82],"value":[83],"48":[85],"dB,":[86],"which":[87],"enables":[88],"KWS":[89],"accuracy":[90],"89%":[92],"over":[93],"12":[94],"classes.":[95],"Implementation":[96],"Xilinx":[99],"Artix-7":[100],"FPGA":[101],"results":[102,158],"in":[103],"917":[104],"LUTs,":[105],"361":[106],"FFs,":[107],"182":[109],"<inline-formula":[110,126,149],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[111,127,150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[112,128,151],"<tex-math":[113,129,152],"notation=\"LaTeX\">$\\mu":[114,130,153],"\\text{W}$":[115,154],"</tex-math></inline-formula>":[116,132,155],"Dynamic":[117],"Power":[118],"(DynP)":[119],"consumption.":[120],"By":[121],"targeting":[122],"TSMC":[124],"0.13":[125],"\\text{m}$":[131],"CMOS":[133,168],"technology,":[134],"synthesis":[136],"reports":[137],"an":[138],"area":[139],"occupation":[140],"0.086":[142],"mm2":[143],"DynP":[146],"128.7":[148],"/MHz.":[156],"These":[157],"enable":[159],"integration":[161],"design":[165],"circuitry":[169],"MEMS":[174],"microphone.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}