{"id":"https://openalex.org/W4312377982","doi":"https://doi.org/10.1109/tcsii.2022.3211278","title":"A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers","display_name":"A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers","publication_year":2022,"publication_date":"2022-10-03","ids":{"openalex":"https://openalex.org/W4312377982","doi":"https://doi.org/10.1109/tcsii.2022.3211278"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3211278","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3211278","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/10032206/09908167.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8920/10032206/09908167.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011214102","display_name":"Fabio Frustaci","orcid":"https://orcid.org/0000-0001-5795-4321"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabio Frustaci","raw_affiliation_strings":["Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5795-4321","affiliations":[{"raw_affiliation_string":"Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035230230","display_name":"Fanny Spagnolo","orcid":"https://orcid.org/0000-0002-2197-4563"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fanny Spagnolo","raw_affiliation_strings":["Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0002-2197-4563","affiliations":[{"raw_affiliation_string":"Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefania Perri","raw_affiliation_strings":["Department of Mechanical, Energy and Management Engineering, University of Calabria, Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0003-1363-9201","affiliations":[{"raw_affiliation_string":"Department of Mechanical, Energy and Management Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pasquale Corsonello","raw_affiliation_strings":["Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9528-1110","affiliations":[{"raw_affiliation_string":"Department of Informatics, Modelling, Electronics and Systems Engineering, University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":5.5792,"has_fulltext":true,"cited_by_count":61,"citation_normalized_percentile":{"value":0.9716653,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"70","issue":"2","first_page":"756","last_page":"760"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.7604596018791199},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7589175701141357},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7055677175521851},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.6359067559242249},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5879562497138977},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.5781732797622681},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5061087012290955},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4658414125442505},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46031707525253296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4347417950630188},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4302721917629242},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36619633436203003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34769779443740845},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17039698362350464},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12495344877243042},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09224331378936768}],"concepts":[{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.7604596018791199},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7589175701141357},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7055677175521851},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.6359067559242249},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5879562497138977},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.5781732797622681},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5061087012290955},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4658414125442505},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46031707525253296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4347417950630188},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4302721917629242},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36619633436203003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34769779443740845},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17039698362350464},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12495344877243042},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09224331378936768},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2022.3211278","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3211278","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/10032206/09908167.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2022.3211278","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3211278","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/10032206/09908167.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[{"id":"https://openalex.org/G6625625745","display_name":null,"funder_award_id":"1062_R24_INNOVAZIONE","funder_id":"https://openalex.org/F4320331528","funder_display_name":"Ministero dell'Universit\u00e0 e della Ricerca"}],"funders":[{"id":"https://openalex.org/F4320331528","display_name":"Ministero dell'Universit\u00e0 e della Ricerca","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4312377982.pdf","grobid_xml":"https://content.openalex.org/works/W4312377982.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W170084955","https://openalex.org/W1717406790","https://openalex.org/W2033711887","https://openalex.org/W2136473487","https://openalex.org/W2161890359","https://openalex.org/W2286935927","https://openalex.org/W2362080632","https://openalex.org/W2538926017","https://openalex.org/W2947486590","https://openalex.org/W2954169045","https://openalex.org/W2966695223","https://openalex.org/W3000268722","https://openalex.org/W3107348029","https://openalex.org/W3160265021","https://openalex.org/W3196521403","https://openalex.org/W3207886650","https://openalex.org/W4226249155"],"related_works":["https://openalex.org/W3134921237","https://openalex.org/W2032644301","https://openalex.org/W2344061241","https://openalex.org/W236957874","https://openalex.org/W2005418990","https://openalex.org/W2360514482","https://openalex.org/W2109259595","https://openalex.org/W1989613568","https://openalex.org/W2247946197","https://openalex.org/W4378574941"],"abstract_inverted_index":{"True":[0],"random":[1],"number":[2],"generators":[3],"(TRNGs)":[4],"are":[5,18,26],"fundamentals":[6],"in":[7,93],"many":[8],"important":[9],"security":[10],"applications.":[11],"Though":[12],"they":[13,31],"exploit":[14],"randomness":[15,111,129],"sources":[16],"that":[17,140],"typical":[19],"of":[20,63,89,117,130,171,184,204],"the":[21,60,64,73,86,105,118,128,131,144,157,168,202],"analog":[22],"domain,":[23],"digital-based":[24],"solutions":[25],"strongly":[27],"required":[28],"especially":[29],"when":[30],"have":[32],"to":[33,50,71,95,103,125],"be":[34],"implemented":[35,155],"on":[36,55,97,156,162],"Field":[37],"Programmable":[38],"Gate":[39],"Array":[40],"(FPGA)-based":[41],"digital":[42],"systems.":[43],"This":[44],"brief":[45],"describes":[46],"a":[47,53,110,114,181],"novel":[48,115],"methodology":[49],"easily":[51],"design":[52],"TRNG":[54,145,151],"FPGA":[56],"devices.":[57],"It":[58,165],"exploits":[59],"runtime":[61],"capability":[62],"Digital":[65],"Clock":[66],"Manager":[67],"(DCM)":[68],"hardware":[69,121],"primitives":[70],"tune":[72],"phase":[74,87],"shift":[75],"between":[76],"two":[77,90],"clock":[78,91],"signals.":[79],"The":[80,149,196],"presented":[81],"auto-tuning":[82],"strategy":[83],"automatically":[84],"sets":[85],"difference":[88],"signals":[92],"order":[94],"force":[96],"one":[98],"or":[99],"more":[100],"flip-flops":[101],"(FFs)":[102],"enter":[104],"metastability":[106],"region,":[107],"used":[108],"as":[109],"source.":[112],"Moreover,":[113],"use":[116],"fast":[119],"carry-chain":[120],"primitive":[122],"is":[123,147,198],"proposed":[124,150],"further":[126],"increase":[127],"generated":[132],"bits.":[133],"Finally,":[134],"an":[135],"effective":[136],"on-chip":[137],"post-processing":[138],"scheme":[139],"does":[141],"not":[142],"reduce":[143],"throughput":[146,183,203],"described.":[148],"architecture":[152],"has":[153],"been":[154],"Xilinx":[158],"Zynq":[159],"XC7Z020":[160],"System":[161],"Chip":[163],"(SoC).":[164],"passed":[166],"all":[167],"National":[169],"Institute":[170],"Standards":[172],"and":[173],"Technology":[174],"(NIST)":[175],"SP":[176],"800\u201322":[177],"statistical":[178],"tests":[179],"with":[180],"maximum":[182],"<inline-formula":[185],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[186],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[187],"<tex-math":[188],"notation=\"LaTeX\">$300":[189],"\\times":[190],"10^{6}$":[191],"</tex-math></inline-formula>":[192],"bit":[193],"per":[194],"second.":[195],"latter":[197],"considerably":[199],"higher":[200],"than":[201],"other":[205],"previously":[206],"published":[207],"DCM-based":[208],"TRNGs.":[209]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":27},{"year":2024,"cited_by_count":18},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}