{"id":"https://openalex.org/W4292826159","doi":"https://doi.org/10.1109/tcsii.2022.3200750","title":"A Novel Fully Hardware-Implemented SVD Solver Based on Ultra-Parallel BCV Jacobi Algorithm","display_name":"A Novel Fully Hardware-Implemented SVD Solver Based on Ultra-Parallel BCV Jacobi Algorithm","publication_year":2022,"publication_date":"2022-08-23","ids":{"openalex":"https://openalex.org/W4292826159","doi":"https://doi.org/10.1109/tcsii.2022.3200750"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3200750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3200750","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051106218","display_name":"Hu Tang","orcid":"https://orcid.org/0000-0002-3922-7187"},"institutions":[{"id":"https://openalex.org/I31847773","display_name":"Zhejiang Ocean University","ror":"https://ror.org/03mys6533","country_code":"CN","type":"education","lineage":["https://openalex.org/I31847773"]},{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tang Hu","raw_affiliation_strings":["Ocean College, Zhejiang University, Zhoushan, China","Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-3922-7187","affiliations":[{"raw_affiliation_string":"Ocean College, Zhejiang University, Zhoushan, China","institution_ids":["https://openalex.org/I31847773","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038163989","display_name":"Xiangdi Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangdi Li","raw_affiliation_strings":["Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003619700","display_name":"Xiao Yu","orcid":"https://orcid.org/0000-0001-8769-521X"},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Yu","raw_affiliation_strings":["Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064569252","display_name":"Songnan Ren","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Songnan Ren","raw_affiliation_strings":["Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100380417","display_name":"Yan Li","orcid":"https://orcid.org/0000-0003-1809-1695"},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Yan","raw_affiliation_strings":["Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030202739","display_name":"Xuyang Bai","orcid":"https://orcid.org/0000-0002-7414-0319"},"institutions":[{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuyang Bai","raw_affiliation_strings":["Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061181973","display_name":"Zhiwei Xu","orcid":"https://orcid.org/0000-0003-2279-0632"},"institutions":[{"id":"https://openalex.org/I31847773","display_name":"Zhejiang Ocean University","ror":"https://ror.org/03mys6533","country_code":"CN","type":"education","lineage":["https://openalex.org/I31847773"]},{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiwei Xu","raw_affiliation_strings":["Ocean College, Zhejiang University, Zhoushan, China","Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-2279-0632","affiliations":[{"raw_affiliation_string":"Ocean College, Zhejiang University, Zhoushan, China","institution_ids":["https://openalex.org/I31847773","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039356472","display_name":"Shiqiang Zhu","orcid":"https://orcid.org/0000-0002-5687-4001"},"institutions":[{"id":"https://openalex.org/I31847773","display_name":"Zhejiang Ocean University","ror":"https://ror.org/03mys6533","country_code":"CN","type":"education","lineage":["https://openalex.org/I31847773"]},{"id":"https://openalex.org/I4210123185","display_name":"Zhejiang Lab","ror":"https://ror.org/02m2h7991","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210123185"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shiqiang Zhu","raw_affiliation_strings":["Ocean College, Zhejiang University, Zhoushan, China","Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ocean College, Zhejiang University, Zhoushan, China","institution_ids":["https://openalex.org/I31847773","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Research Center for Intelligent Chips and Devices, Zhejiang Lab, Hangzhou, China","institution_ids":["https://openalex.org/I4210123185"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5051106218"],"corresponding_institution_ids":["https://openalex.org/I31847773","https://openalex.org/I4210123185","https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.4525,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65807366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"69","issue":"12","first_page":"5114","last_page":"5118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7046229839324951},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6952612400054932},{"id":"https://openalex.org/keywords/singular-value-decomposition","display_name":"Singular value decomposition","score":0.6741015911102295},{"id":"https://openalex.org/keywords/jacobi-method","display_name":"Jacobi method","score":0.6116384267807007},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.54388028383255},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.516586422920227},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.49648743867874146},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.492343544960022},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.4594278335571289},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.24275407195091248},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20008745789527893},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17381083965301514}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7046229839324951},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6952612400054932},{"id":"https://openalex.org/C22789450","wikidata":"https://www.wikidata.org/wiki/Q420904","display_name":"Singular value decomposition","level":2,"score":0.6741015911102295},{"id":"https://openalex.org/C67923128","wikidata":"https://www.wikidata.org/wiki/Q1481893","display_name":"Jacobi method","level":2,"score":0.6116384267807007},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.54388028383255},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.516586422920227},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.49648743867874146},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.492343544960022},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.4594278335571289},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.24275407195091248},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20008745789527893},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17381083965301514},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2022.3200750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3200750","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1587654378","https://openalex.org/W1997259299","https://openalex.org/W2000025728","https://openalex.org/W2017192372","https://openalex.org/W2169512887","https://openalex.org/W2289766496","https://openalex.org/W2418706253","https://openalex.org/W2500242952","https://openalex.org/W2578802536","https://openalex.org/W2900234561","https://openalex.org/W3008933927","https://openalex.org/W3041402615","https://openalex.org/W3173552132","https://openalex.org/W3192384093","https://openalex.org/W3212801023","https://openalex.org/W4241812161","https://openalex.org/W4250310797"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4232638561","https://openalex.org/W3121932492","https://openalex.org/W2186864281","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W1997544008","https://openalex.org/W2195994862","https://openalex.org/W2020828929"],"abstract_inverted_index":{"Efficient":[0],"FPGA-based":[1],"floating-point":[2],"singular":[3],"value":[4],"decomposition":[5],"(SVD)":[6],"is":[7,129],"challenging":[8],"for":[9],"its":[10],"enormous":[11],"complexity":[12],"with":[13,149],"the":[14,18,29,86,91,97,102,120,123,152,157,162],"rapid":[15],"growth":[16],"of":[17,31,36,122,137,151],"matrix":[19,81,142],"dimension.":[20],"Numerous":[21],"hardware":[22],"architectures":[23],"have":[24],"been":[25],"proposed":[26,106,124,158],"to":[27,51,131],"improve":[28],"performance":[30,121],"SVD":[32,127,133,154],"by":[33,89,100],"increasing":[34],"capacity":[35],"computation":[37],"units,":[38],"reusing":[39],"data,":[40],"and":[41,59,95,114,144],"enhancing":[42],"bandwidth.":[43],"These":[44],"designs,":[45],"however,":[46],"are":[47],"not":[48],"optimum":[49],"due":[50],"their":[52],"low":[53],"parallelism,":[54,138],"poor":[55],"data":[56,93,139],"access":[57,87,140],"efficiency,":[58,141],"inferior":[60],"iterations":[61],"scheduling.":[62,104],"In":[63],"this":[64],"express,":[65],"we":[66],"propose":[67],"a":[68],"block":[69],"column":[70],"vector":[71],"Hestenes-Jacobi":[72],"(BCV":[73],"Jacobi)":[74],"algorithm":[75,109,159],"that":[76,119],"decomposes":[77],"an":[78],"arbitrary":[79],"large":[80],"into":[82],"several":[83],"blocks,":[84],"enhances":[85],"efficiency":[88],"customizing":[90],"distinctive":[92],"structure,":[94],"improves":[96],"system-level":[98],"parallelism":[99],"simplifying":[101],"iteration":[103],"The":[105],"BCV":[107],"Jacobi":[108],"also":[110],"achieves":[111],"better":[112],"scalability":[113],"efficiency.":[115],"Experimental":[116],"results":[117],"show":[118],"FPGA":[125],"based":[126],"processor":[128],"superior":[130],"other":[132],"implementations":[134],"in":[135],"terms":[136],"size,":[143],"execution":[145],"time.":[146],"When":[147],"compared":[148],"state":[150],"art":[153],"accelerator":[155],"engine,":[156],"speeds":[160],"up":[161],"runtime":[163],"over":[164],"<inline-formula":[165],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[166],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[167],"<tex-math":[168],"notation=\"LaTeX\">$2{\\times":[169],"}$":[170],"</tex-math></inline-formula>":[171],"on":[172],"average.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}