{"id":"https://openalex.org/W4291653022","doi":"https://doi.org/10.1109/tcsii.2022.3199250","title":"Enabling ULV Fully Synthesizable Analog Circuits: The BA Cell, a Standard-Cell-Based Building Block for Analog Design","display_name":"Enabling ULV Fully Synthesizable Analog Circuits: The BA Cell, a Standard-Cell-Based Building Block for Analog Design","publication_year":2022,"publication_date":"2022-08-15","ids":{"openalex":"https://openalex.org/W4291653022","doi":"https://doi.org/10.1109/tcsii.2022.3199250"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3199250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3199250","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016342533","display_name":"Riccardo Della Sala","orcid":"https://orcid.org/0000-0001-9990-4875"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Della Sala","raw_affiliation_strings":["Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9990-4875","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-3880-2546","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell&#x2019;Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":2.0631,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.86368713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"69","issue":"12","first_page":"4689","last_page":"4693"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.726684033870697},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.600898027420044},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4795234501361847},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47210898995399475},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.46264374256134033},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4450327455997467},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40050387382507324},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.32958555221557617},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3026847243309021},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30222034454345703},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.29450738430023193},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29317107796669006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2565792202949524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24816656112670898}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.726684033870697},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.600898027420044},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4795234501361847},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47210898995399475},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.46264374256134033},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4450327455997467},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40050387382507324},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32958555221557617},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3026847243309021},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30222034454345703},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29450738430023193},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29317107796669006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2565792202949524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24816656112670898}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2022.3199250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3199250","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1654882","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/1654882","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1969925016","https://openalex.org/W1989484081","https://openalex.org/W2011004826","https://openalex.org/W2312997066","https://openalex.org/W2580425382","https://openalex.org/W2792295266","https://openalex.org/W2884304361","https://openalex.org/W2887591973","https://openalex.org/W2911188031","https://openalex.org/W3007440516","https://openalex.org/W3013378970","https://openalex.org/W3035967058","https://openalex.org/W3037704204","https://openalex.org/W3081944762","https://openalex.org/W3082907679","https://openalex.org/W3120609227","https://openalex.org/W3136230335","https://openalex.org/W3154647366","https://openalex.org/W4214885213","https://openalex.org/W4229065898"],"related_works":["https://openalex.org/W98453623","https://openalex.org/W2340624421","https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W1574518580","https://openalex.org/W2130440338","https://openalex.org/W2791832526","https://openalex.org/W2037360960"],"abstract_inverted_index":{"In":[0],"this":[1],"brief":[2],"we":[3],"propose":[4,91],"a":[5,40,60,65,84,93,99,110,150,184],"completely":[6],"novel":[7],"approach":[8,27,139],"to":[9,38,59,74,82,108,115,149],"design":[10],"robust":[11],"analog":[12,133],"circuits":[13],"made":[14],"up":[15],"only":[16],"of":[17,31,135],"digital":[18],"CMOS":[19,32,61,153],"gates":[20,37],"taken":[21,177],"from":[22,178],"conventional":[23,174],"standard-cell":[24,180],"libraries.":[25],"The":[26,138],"exploits":[28],"the":[29,117,122,132,136,156,162,173,179,189],"topology":[30],"NOT,":[33],"NOR":[34],"and":[35,81,145,155],"NAND":[36],"derive":[39],"basic":[41,45],"building":[42],"block,":[43],"namely":[44],"amplifier":[46],"(":[47],"<inline-formula":[48,123],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[49,124],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[50,125],"<tex-math":[51,126],"notation=\"LaTeX\">$BA$":[52,127],"</tex-math></inline-formula>":[53,128],")":[54],"cell,":[55],"which":[56,72],"is":[57],"equivalent":[58],"inverter":[62,175],"(used":[63],"as":[64],"transconductance":[66],"amplifier)":[67],"with":[68],"an":[69],"additional":[70],"input":[71],"allows":[73,107],"accurately":[75],"set":[76],"its":[77],"static":[78,111],"output":[79,112],"voltage":[80,87,113,119],"obtain":[83],"balanced":[85],"input-output":[86],"transfer":[88],"characteristic.":[89],"We":[90],"also":[92],"standard-cell-based":[94],"control":[95],"loop":[96],"based":[97],"on":[98],"replica":[100],"bias":[101],"technique":[102],"which,":[103],"despite":[104],"PVT":[105,170,191],"variations,":[106,171],"guarantee":[109],"equal":[114],"half":[116],"supply":[118],"for":[120],"all":[121],"cells":[129],"used":[130],"in":[131,183,188],"section":[134],"chip.":[137],"has":[140],"been":[141],"validated":[142],"through":[143],"parametric":[144],"corner":[146],"simulations":[147],"referring":[148],"130":[151],"nm":[152],"process":[154],"performed":[157],"analyses":[158],"have":[159],"highlighted":[160],"that":[161],"proposed":[163],"BA":[164],"cell":[165],"attains":[166],"reliable":[167],"performance":[168],"under":[169],"whereas":[172],"gate":[176],"library":[181],"performs":[182],"very":[185],"unreliable":[186],"way":[187],"same":[190],"conditions.":[192]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}