{"id":"https://openalex.org/W4285235315","doi":"https://doi.org/10.1109/tcsii.2022.3183258","title":"Exploration of Balanced Design in Resource-Constrained Edge Device for Efficient CNNs","display_name":"Exploration of Balanced Design in Resource-Constrained Edge Device for Efficient CNNs","publication_year":2022,"publication_date":"2022-06-15","ids":{"openalex":"https://openalex.org/W4285235315","doi":"https://doi.org/10.1109/tcsii.2022.3183258"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3183258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3183258","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084537692","display_name":"Xiaotian Wang","orcid":"https://orcid.org/0000-0002-1354-730X"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaotian Wang","raw_affiliation_strings":["State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017010290","display_name":"Teng Tian","orcid":"https://orcid.org/0000-0002-0594-5957"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Teng Tian","raw_affiliation_strings":["State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102507634","display_name":"Letian Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Letian Zhao","raw_affiliation_strings":["State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069427023","display_name":"Wei Wu","orcid":"https://orcid.org/0000-0001-7971-2761"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Wu","raw_affiliation_strings":["State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079471306","display_name":"Xi Jin","orcid":"https://orcid.org/0000-0002-4159-2925"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xi Jin","raw_affiliation_strings":["State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Particle Detection and Electronics and the Department of Physics, Institute of Microelectronics, University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5084537692"],"corresponding_institution_ids":["https://openalex.org/I126520041","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.8151,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72707608,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"69","issue":"11","first_page":"4573","last_page":"4577"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8603313565254211},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.672956645488739},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6242053508758545},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5773007869720459},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5609959363937378},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5201799869537354},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4924686849117279},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.4779408276081085},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4775084853172302},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47418317198753357},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4245261549949646},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41177666187286377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40664657950401306},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2878625988960266},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18390029668807983},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17363932728767395},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.13627231121063232},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12911340594291687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8603313565254211},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.672956645488739},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6242053508758545},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5773007869720459},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5609959363937378},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5201799869537354},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4924686849117279},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.4779408276081085},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4775084853172302},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47418317198753357},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4245261549949646},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41177666187286377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40664657950401306},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2878625988960266},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18390029668807983},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17363932728767395},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.13627231121063232},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12911340594291687},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2022.3183258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3183258","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2094756095","https://openalex.org/W2809624076","https://openalex.org/W2890845413","https://openalex.org/W2907812233","https://openalex.org/W2963125010","https://openalex.org/W2963673357","https://openalex.org/W2989331028","https://openalex.org/W3035789019","https://openalex.org/W3082058622","https://openalex.org/W3093796669","https://openalex.org/W4249932213","https://openalex.org/W4297775537","https://openalex.org/W6637373629","https://openalex.org/W6737664043","https://openalex.org/W6753069482"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2373535795","https://openalex.org/W2082487009","https://openalex.org/W4237139544","https://openalex.org/W2057717440"],"abstract_inverted_index":{"Convolutional":[0],"Neural":[1],"Networks":[2],"(CNNs)":[3],"have":[4,34],"been":[5,35],"widely":[6],"used":[7],"in":[8,42],"various":[9,62],"image":[10],"recognition":[11],"applications":[12],"due":[13],"to":[14,23,57,97,125],"their":[15],"high":[16,19],"precision":[17],"and":[18,75,86,140],"versatility.":[20],"In":[21],"order":[22],"improve":[24],"real-time":[25],"performance,":[26],"many":[27],"efficient":[28],"CNNs":[29],"with":[30,39],"low":[31],"computational":[32,80,109],"complexity":[33],"proposed.":[36],"However,":[37],"compared":[38],"the":[40,43,47,59,72,77,99,108,121,126,129,134],"reduction":[41],"amount":[44],"of":[45,61],"calculation,":[46],"demand":[48],"for":[49],"memory":[50,101,136],"access":[51],"has":[52,64],"not":[53],"decreased":[54],"simultaneously.":[55],"How":[56],"balance":[58],"utilization":[60],"resources":[63],"become":[65],"a":[66,89,94,113],"challenge.":[67],"This":[68],"brief":[69],"deeply":[70],"deconstructs":[71],"CNN":[73],"network":[74],"analyzes":[76],"relationship":[78],"among":[79],"resources,":[81],"on-chip":[82,100,135],"memory,":[83],"off-chip":[84],"bandwidth,":[85,91],"throughput.":[87],"With":[88],"given":[90],"we":[92],"propose":[93],"cross-layer":[95],"scheduling":[96],"minimize":[98],"occupancy,":[102],"which":[103],"can":[104,119],"still":[105],"fully":[106],"utilize":[107],"resources.":[110],"We":[111],"implement":[112],"flexible":[114],"FPGA-based":[115],"hardware":[116],"accelerator":[117],"that":[118],"deploy":[120],"proposed":[122],"design.":[123],"According":[124],"experiments":[127],"on":[128],"MobileNetV2,":[130],"our":[131],"design":[132],"reduces":[133],"usage":[137],"by":[138],"91.7%":[139],"achieves":[141],"state-of-the-art":[142],"performance.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}