{"id":"https://openalex.org/W4285209791","doi":"https://doi.org/10.1109/tcsii.2022.3177763","title":"A Fast-Settling Phase-Locked Loop Utilizing Cycle-Slipping-Elimination PFDCP","display_name":"A Fast-Settling Phase-Locked Loop Utilizing Cycle-Slipping-Elimination PFDCP","publication_year":2022,"publication_date":"2022-05-25","ids":{"openalex":"https://openalex.org/W4285209791","doi":"https://doi.org/10.1109/tcsii.2022.3177763"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3177763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3177763","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038426288","display_name":"Chao Yang","orcid":"https://orcid.org/0000-0002-0824-1736"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chao Yang","raw_affiliation_strings":["Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074078786","display_name":"Xiaoming Liu","orcid":"https://orcid.org/0000-0002-9415-9359"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoming Liu","raw_affiliation_strings":["Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-9415-9359","affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052970732","display_name":"Jing Jin","orcid":"https://orcid.org/0000-0003-3584-5559"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Jin","raw_affiliation_strings":["Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3584-5559","affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085880513","display_name":"Yuekang Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuekang Guo","raw_affiliation_strings":["Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091076746","display_name":"Jianjun Zhou","orcid":"https://orcid.org/0000-0001-9898-7285"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianjun Zhou","raw_affiliation_strings":["Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9898-7285","affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center for Analog/RF Integrated Circuits, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5038426288"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.7389,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.68777253,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"69","issue":"10","first_page":"3998","last_page":"4002"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8767027854919434},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.8646076917648315},{"id":"https://openalex.org/keywords/slipping","display_name":"Slipping","score":0.8514249324798584},{"id":"https://openalex.org/keywords/settling","display_name":"Settling","score":0.8350331783294678},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5912983417510986},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4600323438644409},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.43209031224250793},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4206697940826416},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4162779450416565},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3115004897117615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3059536814689636},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.285051167011261},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24729269742965698},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.172599196434021},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.11245608329772949},{"id":"https://openalex.org/keywords/thermodynamics","display_name":"Thermodynamics","score":0.10865771770477295},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.07464602589607239},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06190606951713562}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8767027854919434},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.8646076917648315},{"id":"https://openalex.org/C2777045574","wikidata":"https://www.wikidata.org/wiki/Q196100","display_name":"Slipping","level":2,"score":0.8514249324798584},{"id":"https://openalex.org/C173209714","wikidata":"https://www.wikidata.org/wiki/Q923906","display_name":"Settling","level":2,"score":0.8350331783294678},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5912983417510986},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4600323438644409},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.43209031224250793},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4206697940826416},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4162779450416565},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3115004897117615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3059536814689636},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.285051167011261},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24729269742965698},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.172599196434021},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.11245608329772949},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.10865771770477295},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.07464602589607239},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06190606951713562},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2022.3177763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3177763","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5866084335","display_name":null,"funder_award_id":"20ZR1425900","funder_id":"https://openalex.org/F4320309612","funder_display_name":"Natural Science Foundation of Shanghai"},{"id":"https://openalex.org/G8950557397","display_name":null,"funder_award_id":"62122051","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320309612","display_name":"Natural Science Foundation of Shanghai","ror":null},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1963591638","https://openalex.org/W2017690880","https://openalex.org/W2097351255","https://openalex.org/W2108537242","https://openalex.org/W2116147459","https://openalex.org/W2150922164","https://openalex.org/W2160364955","https://openalex.org/W2885350572","https://openalex.org/W2915710085","https://openalex.org/W2998235505","https://openalex.org/W4200469104","https://openalex.org/W4206274318","https://openalex.org/W4210612514"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2104055211","https://openalex.org/W2498262093","https://openalex.org/W2188779191","https://openalex.org/W2967785526","https://openalex.org/W188830667","https://openalex.org/W1605914315","https://openalex.org/W4376457969","https://openalex.org/W4386961032","https://openalex.org/W2124728021"],"abstract_inverted_index":{"A":[0],"fast-settling":[1,54],"phase-locked":[2],"loop":[3],"(PLL)":[4],"adopting":[5],"the":[6,20,31,35,39,43,74,81,84,99,107],"cycle-slipping-elimination":[7,45],"phase":[8],"frequency":[9,71,101],"detector":[10],"and":[11,106],"charge":[12],"pump":[13],"(CSE-PFDCP)":[14],"is":[15,47,56,77,87,103,111],"presented.":[16],"The":[17,52,70],"CSE-PFDCP":[18],"solves":[19],"cycle-slipping":[21],"problem":[22,41],"in":[23,49,58],"a":[24,59],"conventional":[25],"non-linear":[26],"PFDCP":[27],"(NL-PFDCP),":[28],"which":[29],"accelerates":[30],"settling":[32,85,109],"speed":[33,110],"of":[34,42,67,73],"PLL.":[36],"In":[37],"addition,":[38],"metastability":[40],"proposed":[44,53,82],"technology":[46],"analyzed":[48],"this":[50],"brief.":[51],"PLL":[55,75,100,108],"fabricated":[57],"180":[60],"nm":[61],"CMOS":[62],"process":[63],"with":[64],"core":[65],"area":[66],"0.38":[68],"mm2.":[69],"range":[72],"prototype":[76],"2.1-2.6":[78],"GHz.":[79],"Using":[80],"CSE-PFDCP,":[83],"time":[86],"less":[88],"than":[89],"6":[90],"<inline-formula":[91],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[92],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[93],"<tex-math":[94],"notation=\"LaTeX\">$\\mu":[95],"\\text{s}$":[96],"</tex-math></inline-formula>":[97],"when":[98],"jump":[102],"480":[104],"MHz,":[105],"increased":[112],"by":[113],"171%.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}