{"id":"https://openalex.org/W4285209732","doi":"https://doi.org/10.1109/tcsii.2022.3175431","title":"Design of High-IF Discrete-Time Receivers for IoT: Demystifying Aliasing Trade-Offs","display_name":"Design of High-IF Discrete-Time Receivers for IoT: Demystifying Aliasing Trade-Offs","publication_year":2022,"publication_date":"2022-05-16","ids":{"openalex":"https://openalex.org/W4285209732","doi":"https://doi.org/10.1109/tcsii.2022.3175431"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3175431","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3175431","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/9809796/09775169.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8920/9809796/09775169.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033442090","display_name":"Sandro Binsfeld Ferreira","orcid":"https://orcid.org/0000-0002-6401-0238"},"institutions":[{"id":"https://openalex.org/I61722147","display_name":"Universidade do Vale do Rio dos Sinos","ror":"https://ror.org/05ctmmy43","country_code":"BR","type":"education","lineage":["https://openalex.org/I61722147"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sandro Binsfeld Ferreira","raw_affiliation_strings":["Institute of Semiconductors, Unisinos University, São Leopoldo, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-6401-0238","affiliations":[{"raw_affiliation_string":"Institute of Semiconductors, Unisinos University, São Leopoldo, Brazil","institution_ids":["https://openalex.org/I61722147"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081693987","display_name":"Filipe D. Baumgratz","orcid":"https://orcid.org/0000-0001-6720-0646"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Filipe D. Baumgratz","raw_affiliation_strings":["Chipus Microelectronics, Florianópolis, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-6720-0646","affiliations":[{"raw_affiliation_string":"Chipus Microelectronics, Florianópolis, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Informatics Institute, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-9018-6309","affiliations":[{"raw_affiliation_string":"Informatics Institute, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-9848-1129","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1767,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.45003148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"69","issue":"7","first_page":"3078","last_page":"3083"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.8790575265884399},{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.7936974763870239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.749829113483429},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.7472665309906006},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5903415083885193},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5427018404006958},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5062707662582397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46234336495399475},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4493173658847809},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10100466012954712}],"concepts":[{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.8790575265884399},{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.7936974763870239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.749829113483429},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.7472665309906006},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5903415083885193},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5427018404006958},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5062707662582397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46234336495399475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4493173658847809},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10100466012954712},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2022.3175431","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3175431","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/9809796/09775169.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2022.3175431","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3175431","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/9809796/09775169.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G264021278","display_name":"CONNECT_Phase 2","funder_award_id":"13/RC/2077_P2","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"},{"id":"https://openalex.org/G3593557096","display_name":null,"funder_award_id":"13/RC/2077_2","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"},{"id":"https://openalex.org/G5697536927","display_name":null,"funder_award_id":"308753/2020-8","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4285209732.pdf","grobid_xml":"https://content.openalex.org/works/W4285209732.grobid-xml"},"referenced_works_count":39,"referenced_works":["https://openalex.org/W1493760089","https://openalex.org/W1561518224","https://openalex.org/W1574280490","https://openalex.org/W1949330263","https://openalex.org/W1972015825","https://openalex.org/W1975239537","https://openalex.org/W1976957262","https://openalex.org/W1988229577","https://openalex.org/W1990812907","https://openalex.org/W1996114343","https://openalex.org/W2078269407","https://openalex.org/W2089493027","https://openalex.org/W2096177759","https://openalex.org/W2097595293","https://openalex.org/W2099473164","https://openalex.org/W2099489306","https://openalex.org/W2110800722","https://openalex.org/W2115671655","https://openalex.org/W2118016613","https://openalex.org/W2124941972","https://openalex.org/W2133898377","https://openalex.org/W2141242995","https://openalex.org/W2163630970","https://openalex.org/W2164310634","https://openalex.org/W2284459768","https://openalex.org/W2524479583","https://openalex.org/W2590315573","https://openalex.org/W2592697605","https://openalex.org/W2595415757","https://openalex.org/W2791379208","https://openalex.org/W2885153121","https://openalex.org/W2898906733","https://openalex.org/W3013111404","https://openalex.org/W3096651016","https://openalex.org/W3147221328","https://openalex.org/W3158341304","https://openalex.org/W3176838076","https://openalex.org/W3186691620","https://openalex.org/W3208335340"],"related_works":["https://openalex.org/W107105315","https://openalex.org/W1584537303","https://openalex.org/W4388155270","https://openalex.org/W2340678901","https://openalex.org/W4367156293","https://openalex.org/W2750549761","https://openalex.org/W1872724644","https://openalex.org/W1652270319","https://openalex.org/W4313343711","https://openalex.org/W2152123380"],"abstract_inverted_index":{"Discrete-time":[0],"(DT)":[1],"receiver":[2],"(RX)":[3],"architectures":[4],"offer":[5],"low-power":[6],"implementation,":[7],"high":[8],"configurability,":[9],"and":[10,90,107],"easy":[11],"portability":[12],"to":[13,79],"ever":[14],"finer":[15],"CMOS":[16],"nodes.":[17],"Such":[18],"features":[19],"are":[20],"highly":[21],"desirable":[22],"in":[23,51],"IoT":[24],"applications.":[25],"To":[26],"fully":[27],"explore":[28],"their":[29],"advantages,":[30],"a":[31,44,61,70,73,88],"deep":[32],"understanding":[33],"of":[34,69,87,104],"aliasing":[35,82],"impairments":[36],"that":[37],"they":[38],"entail":[39],"is":[40,65,77,83],"critical.":[41],"However,":[42],"such":[43],"discussion":[45],"has":[46],"not":[47],"been":[48],"sufficiently":[49],"explored":[50],"the":[52,67,102,108],"literature.":[53],"In":[54],"this":[55],"tutorial":[56],"brief,":[57],"we":[58,100],"start":[59],"with":[60],"DT":[62],"filter,":[63],"which":[64],"at":[66],"core":[68],"DT-RX.":[71],"Next,":[72],"high-intermediate-frequency":[74],"(IF)":[75],"architecture":[76],"chosen":[78],"demonstrate":[80],"how":[81,91],"an":[84],"intrinsic":[85],"part":[86],"DT-RX":[89],"it":[92],"affects":[93],"key":[94],"system":[95],"design":[96],"aspects.":[97],"Further":[98],"on,":[99],"discuss":[101],"application":[103],"decimation":[105],"techniques":[106],"stringent":[109],"trade-offs":[110],"involved.":[111]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}