{"id":"https://openalex.org/W4214898075","doi":"https://doi.org/10.1109/tcsii.2022.3156788","title":"A Lightweight FPGA Compatible Weak-PUF Primitive Based on XOR Gates","display_name":"A Lightweight FPGA Compatible Weak-PUF Primitive Based on XOR Gates","publication_year":2022,"publication_date":"2022-03-04","ids":{"openalex":"https://openalex.org/W4214898075","doi":"https://doi.org/10.1109/tcsii.2022.3156788"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3156788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3156788","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016342533","display_name":"Riccardo Della Sala","orcid":"https://orcid.org/0000-0001-9990-4875"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Della Sala","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9990-4875","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["ICTEAM-Crypto Group, Université Catholique de Louvain, Louvain-la-Neuve, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-6947-4410","affiliations":[{"raw_affiliation_string":"ICTEAM-Crypto Group, Université Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione, Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.7995,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.98763662,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"69","issue":"6","first_page":"2972","last_page":"2976"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.868506908416748},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.7585939168930054},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.7289929389953613},{"id":"https://openalex.org/keywords/spartan","display_name":"Spartan","score":0.6580759286880493},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6364755630493164},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6043370962142944},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5413891673088074},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5383009314537048},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.49381884932518005},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48565924167633057},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4540870189666748},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3427172005176544},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1933857500553131},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1929018199443817}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.868506908416748},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.7585939168930054},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.7289929389953613},{"id":"https://openalex.org/C10689553","wikidata":"https://www.wikidata.org/wiki/Q405953","display_name":"Spartan","level":3,"score":0.6580759286880493},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6364755630493164},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6043370962142944},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5413891673088074},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5383009314537048},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.49381884932518005},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48565924167633057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4540870189666748},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3427172005176544},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1933857500553131},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1929018199443817},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2022.3156788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3156788","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1654877","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/1654877","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W609951012","https://openalex.org/W947848406","https://openalex.org/W1544967376","https://openalex.org/W1995871244","https://openalex.org/W2095526927","https://openalex.org/W2102576814","https://openalex.org/W2130351941","https://openalex.org/W2151759197","https://openalex.org/W2154477062","https://openalex.org/W2252439461","https://openalex.org/W2609040851","https://openalex.org/W2612872912","https://openalex.org/W2802807392","https://openalex.org/W2898486615","https://openalex.org/W2920460119","https://openalex.org/W3082249069","https://openalex.org/W3090578905","https://openalex.org/W3091854260","https://openalex.org/W3126892386","https://openalex.org/W3196375111","https://openalex.org/W3207886650","https://openalex.org/W4285713342","https://openalex.org/W6676995458"],"related_works":["https://openalex.org/W2775062502","https://openalex.org/W2302863414","https://openalex.org/W2902250875","https://openalex.org/W2373258662","https://openalex.org/W4328011080","https://openalex.org/W2919961186","https://openalex.org/W4214898075","https://openalex.org/W2134239612","https://openalex.org/W3036099790","https://openalex.org/W1522517392"],"abstract_inverted_index":{"In":[0],"this":[1],"brief":[2],"we":[3],"introduce":[4],"a":[5,41,145],"novel":[6],"lightweight":[7],"FPGA":[8,103],"compatible":[9],"Physical":[10],"Unclonable":[11],"Function":[12],"(PUF)":[13],"primitive":[14],"based":[15,80],"on":[16,81,90,101,132],"XOR":[17,62],"gates.":[18],"The":[19,53],"proposed":[20,57,83,118],"XOR-PUF":[21,84],"is":[22],"the":[23,31,34,56,82,117,134],"most":[24],"compact":[25],"FPGA-compatible":[26],"PUF":[27,38,58],"ever":[28],"presented":[29],"in":[30,40,126],"literature,":[32],"allowing":[33],"implementation":[35,121],"of":[36,55],"four":[37],"bits":[39],"single":[42],"Configurable":[43],"Logic":[44],"Block":[45],"(CLB)":[46],"and":[47,93,96,120,136,143],"providing":[48],"very":[49],"good":[50,146],"statistical":[51,141],"performance.":[52],"architecture":[54,119],"exploits":[59],"two":[60],"cross-coupled":[61],"gates":[63],"which":[64],"can":[65],"be":[66],"configured":[67],"to":[68,124],"behave":[69],"as":[70],"ring":[71],"oscillators":[72],"or":[73],"SRAM":[74],"cells.":[75],"A":[76],"128-bit":[77],"weak-PUF":[78],"block":[79],"basic":[85],"cell":[86],"has":[87,108],"been":[88,109],"implemented":[89],"Xilinx":[91],"Spartan-6":[92,135],"Artix-7":[94,137],"devices":[95,104,138],"an":[97],"extensive":[98],"measurement":[99],"campaign":[100],"16":[102],"for":[105],"each":[106],"family":[107],"carried":[110],"out.":[111],"Measurement":[112],"results":[113],"have":[114],"shown":[115],"that":[116],"are":[122],"able":[123],"fit":[125],"just":[127],"64":[128],"Slices":[129],"(32":[130],"CLBs)":[131],"both":[133],"without":[139],"sacrificing":[140],"performance":[142],"guaranteeing":[144],"robustness":[147],"against":[148],"supply":[149],"voltage":[150],"variations.":[151]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":15},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":5}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}