{"id":"https://openalex.org/W4205486377","doi":"https://doi.org/10.1109/tcsii.2022.3144682","title":"A Power-Efficient TVC-Based Fast Auto-Frequency Calibration for PLLs","display_name":"A Power-Efficient TVC-Based Fast Auto-Frequency Calibration for PLLs","publication_year":2022,"publication_date":"2022-01-20","ids":{"openalex":"https://openalex.org/W4205486377","doi":"https://doi.org/10.1109/tcsii.2022.3144682"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2022.3144682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3144682","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087274166","display_name":"Depeng Sun","orcid":"https://orcid.org/0009-0002-2646-0235"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Depeng Sun","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-9296-535X","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051442708","display_name":"Feng Bu","orcid":"https://orcid.org/0000-0003-3761-6848"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Bu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077372163","display_name":"Hongzhi Liang","orcid":"https://orcid.org/0000-0001-6609-9486"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongzhi Liang","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-6609-9486","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021772164","display_name":"Dengquan Li","orcid":"https://orcid.org/0000-0002-9913-4644"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dengquan Li","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-9913-4644","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001685886","display_name":"Yuhua Liang","orcid":"https://orcid.org/0000-0003-1240-2878"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhua Liang","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0003-1240-2878","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-9942-0069","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5087274166"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.4618,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.59181736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"69","issue":"6","first_page":"2672","last_page":"2676"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.836391806602478},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7802168130874634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.66192626953125},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5840492248535156},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5693948864936829},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5396888256072998},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.534271776676178},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5279117226600647},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5053566098213196},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.49788498878479004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.48702460527420044},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4318521022796631},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.382470965385437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3723451793193817},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30182406306266785},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15620657801628113},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12378087639808655}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.836391806602478},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7802168130874634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.66192626953125},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5840492248535156},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5693948864936829},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5396888256072998},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.534271776676178},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5279117226600647},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5053566098213196},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.49788498878479004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.48702460527420044},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4318521022796631},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.382470965385437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3723451793193817},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30182406306266785},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15620657801628113},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12378087639808655},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2022.3144682","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2022.3144682","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1079207299","display_name":null,"funder_award_id":"62090044","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4171148525","display_name":null,"funder_award_id":"61874173","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7198217110","display_name":null,"funder_award_id":"62022065","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2124140800","https://openalex.org/W2126040583","https://openalex.org/W2160063814","https://openalex.org/W2331764263","https://openalex.org/W2558930851","https://openalex.org/W2791440917","https://openalex.org/W2908401614","https://openalex.org/W2915710085","https://openalex.org/W3033534174","https://openalex.org/W3044492735","https://openalex.org/W3083429320","https://openalex.org/W3088300589"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2104055211","https://openalex.org/W2498262093","https://openalex.org/W2188779191","https://openalex.org/W2967785526","https://openalex.org/W188830667","https://openalex.org/W1605914315","https://openalex.org/W4376457969","https://openalex.org/W4386961032","https://openalex.org/W2372909716"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,40,78],"low-power,":[4],"time-to-voltage":[5],"converter":[6],"(TVC)-based":[7],"auto-frequency":[8],"calibration":[9],"(AFC)":[10],"technology":[11],"for":[12],"phase-locked":[13],"loops":[14],"(PLLs).":[15],"Instead":[16],"of":[17,49,60,73],"using":[18],"power-hungry":[19],"counters":[20],"and":[21,30,109],"finite-state":[22],"machine":[23],"(FSM),":[24],"the":[25,35,58,71,115],"proposed":[26,83],"AFC":[27,98],"uses":[28],"TVC":[29],"comparator":[31],"circuits":[32],"to":[33,53],"get":[34],"frequency":[36,66,85],"information.":[37],"Relying":[38],"on":[39],"simple":[41],"digital":[42],"operable":[43],"divide-by-3":[44],"(O-Div3)":[45],"circuit,":[46],"sampling":[47],"procedure":[48],"TVCs":[50],"is":[51,67,82,90,101],"easy":[52],"be":[54],"realized,":[55],"which":[56],"avoids":[57],"accumulation":[59],"multiple":[61],"reference":[62,65],"periods.":[63],"Meanwhile,":[64],"reused,":[68],"that":[69],"reduces":[70],"cost":[72],"extra":[74],"clock.":[75],"Beyond":[76],"that,":[77],"binary-like":[79],"search":[80],"algorithm":[81],"without":[84],"error.":[86],"The":[87,96],"4.7-6.8-GHz":[88],"PLL":[89,117],"implemented":[91],"in":[92],"65-nm":[93],"CMOS":[94],"process.":[95],"total":[97],"setting":[99],"time":[100],"less":[102],"than":[103],"750":[104],"ns":[105],"under":[106],"20-MHz":[107],"reference,":[108],"consumes":[110],"below":[111],"0.1":[112],"mW.":[113],"Simultaneously,":[114],"adopted":[116],"achieves":[118],"\u2212116.2-dBc/Hz@1MHz":[119],"phase":[120],"noise":[121],"when":[122],"generating":[123],"4.89-GHz":[124],"output.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}