{"id":"https://openalex.org/W4205751875","doi":"https://doi.org/10.1109/tcsii.2021.3134963","title":"Fully Dynamic Discrete-Time \u0394\u03a3 ADC Using Closed-Loop Two-Stage Cascoded Floating Inverter Amplifiers","display_name":"Fully Dynamic Discrete-Time \u0394\u03a3 ADC Using Closed-Loop Two-Stage Cascoded Floating Inverter Amplifiers","publication_year":2021,"publication_date":"2021-12-14","ids":{"openalex":"https://openalex.org/W4205751875","doi":"https://doi.org/10.1109/tcsii.2021.3134963"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3134963","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3134963","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/9736462/09650520.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8920/9736462/09650520.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009309438","display_name":"Akira Matsuoka","orcid":"https://orcid.org/0000-0001-7704-8748"},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Matsuoka","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0001-7704-8748","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014384452","display_name":"Tomohiro Nezuka","orcid":"https://orcid.org/0000-0002-4899-3131"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tomohiro Nezuka","raw_affiliation_strings":["Sensor R&D Division, MIRISE Technologies Corporation, Aichi, Japan"],"raw_orcid":"https://orcid.org/0000-0002-4899-3131","affiliations":[{"raw_affiliation_string":"Sensor R&D Division, MIRISE Technologies Corporation, Aichi, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Iizuka","raw_affiliation_strings":["Systems Design Laboratory, School of Engineering, The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0002-1512-4714","affiliations":[{"raw_affiliation_string":"Systems Design Laboratory, School of Engineering, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5244,"has_fulltext":true,"cited_by_count":37,"citation_normalized_percentile":{"value":0.81257632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"69","issue":"3","first_page":"944","last_page":"948"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5293676853179932},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4351730942726135},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40919774770736694},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.40813833475112915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3689684271812439},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3541101813316345},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.34209316968917847},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31561774015426636},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27374768257141113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19199255108833313},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.1524626612663269},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13457953929901123}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5293676853179932},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4351730942726135},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40919774770736694},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.40813833475112915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3689684271812439},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3541101813316345},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.34209316968917847},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31561774015426636},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27374768257141113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19199255108833313},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1524626612663269},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13457953929901123}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3134963","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3134963","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/9736462/09650520.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsii.2021.3134963","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3134963","pdf_url":"https://ieeexplore.ieee.org/ielx7/8920/9736462/09650520.pdf","source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309074","display_name":"Cadence Design Systems","ror":"https://ror.org/04w8xa018"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4205751875.pdf","grobid_xml":"https://content.openalex.org/works/W4205751875.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W2008596738","https://openalex.org/W2070731140","https://openalex.org/W2607531354","https://openalex.org/W2941480133","https://openalex.org/W2979467914","https://openalex.org/W2991671942","https://openalex.org/W2997030307","https://openalex.org/W3015354097","https://openalex.org/W3133492719","https://openalex.org/W3149494637","https://openalex.org/W3163307621"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2354365353","https://openalex.org/W2811287415","https://openalex.org/W1988437325","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2354835317","https://openalex.org/W2109445684","https://openalex.org/W2081082331","https://openalex.org/W2135814299"],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3,21,28,73,79,100,104],"fully":[4,80],"dynamic":[5,81],"discrete-time${\\Delta":[6],"}{\\Sigma":[7],"}$ADC":[8],"using":[9,36],"closed-loop":[10],"two-stage":[11],"cascoded":[12,29],"floating":[13,47],"inverter":[14],"amplifiers":[15],"(FIA).":[16],"The":[17,68],"proposed":[18,69],"FIA":[19,23],"uses":[20],"non-cascoded":[22],"as":[24,31,39,41],"the$1^{\\mathrm{":[25],"st}}$stage":[26],"and":[27,85],"one":[30],"the":[32,57],"2$^{\\mathrm{":[33],"nd}}$.":[34],"By":[35],"this":[37],"arrangement":[38],"well":[40],"applying":[42],"metal-insulator-metal":[43],"(MIM)":[44],"capacitors":[45],"for":[46],"reservoir":[48],"capacitors,":[49],"it":[50],"stably":[51],"achieves":[52,86],"high":[53],"gain":[54],"even":[55],"with":[56,91],"input":[58],"common-mode":[59],"voltage":[60],"fluctuation":[61],"without":[62,83],"an":[63,92],"additional":[64],"CMFB":[65],"nor":[66],"calibrations.":[67],"ADC":[70],"fabricated":[71],"in":[72],"65nm":[74],"standard":[75],"CMOS":[76],"process":[77],"realizes":[78],"operation":[82],"calibration":[84],"88.5dB":[87],"SNDR,":[88],"97.9dB":[89],"SFDR":[90],"OSR":[93],"of":[94],"256.":[95],"It":[96],"consumes":[97],"43.5${\\mu":[98],"}\\text{W}$from":[99],"1V":[101],"supply":[102],"at":[103],"10MHz":[105],"sampling":[106],"frequency.":[107]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":4}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}