{"id":"https://openalex.org/W4205789751","doi":"https://doi.org/10.1109/tcsii.2021.3134095","title":"An 8-GHz Octa-Phase Error Corrector With Coprime Phase Comparison Scheme in 40-nm CMOS","display_name":"An 8-GHz Octa-Phase Error Corrector With Coprime Phase Comparison Scheme in 40-nm CMOS","publication_year":2021,"publication_date":"2021-12-09","ids":{"openalex":"https://openalex.org/W4205789751","doi":"https://doi.org/10.1109/tcsii.2021.3134095"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3134095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3134095","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023721148","display_name":"Jung-Woo Sull","orcid":"https://orcid.org/0000-0002-4063-998X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Woo Sull","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-4063-998X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037536146","display_name":"Soyeong Shin","orcid":"https://orcid.org/0000-0002-6439-4825"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soyeong Shin","raw_affiliation_strings":["Department of Memory Division, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6439-4825","affiliations":[{"raw_affiliation_string":"Department of Memory Division, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080640701","display_name":"Jonghyun Oh","orcid":"https://orcid.org/0000-0003-0459-577X"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonghyun Oh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0003-0459-577X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101620680","display_name":"Kwang-Hoon Lee","orcid":"https://orcid.org/0000-0001-8132-2877"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Hoon Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-8132-2877","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100328637","display_name":"Jihee Kim","orcid":"https://orcid.org/0000-0002-7738-7552"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jihee Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7738-7552","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025140343","display_name":"Jung-Hun Park","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Hun Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-0436-703X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3051,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58547619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"69","issue":"3","first_page":"874","last_page":"878"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7124500274658203},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7089945077896118},{"id":"https://openalex.org/keywords/coprime-integers","display_name":"Coprime integers","score":0.6018797159194946},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5315318703651428},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.5225250720977783},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47650185227394104},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.41402238607406616},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3997095823287964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39728718996047974},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3606838881969452},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2973039746284485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18336117267608643},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11319789290428162},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.10450059175491333}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7124500274658203},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7089945077896118},{"id":"https://openalex.org/C23230895","wikidata":"https://www.wikidata.org/wiki/Q104752","display_name":"Coprime integers","level":2,"score":0.6018797159194946},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5315318703651428},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.5225250720977783},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47650185227394104},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.41402238607406616},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3997095823287964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39728718996047974},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3606838881969452},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2973039746284485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18336117267608643},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11319789290428162},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.10450059175491333},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3134095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3134095","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.41999998688697815}],"awards":[{"id":"https://openalex.org/G3947414441","display_name":null,"funder_award_id":"2020-0-01307","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G6282682811","display_name":null,"funder_award_id":"10080570","funder_id":"https://openalex.org/F4320330746","funder_display_name":"Korea Semiconductor Research Consortium"}],"funders":[{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320330746","display_name":"Korea Semiconductor Research Consortium","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1977891801","https://openalex.org/W2006598000","https://openalex.org/W2011389124","https://openalex.org/W2038555165","https://openalex.org/W2081411716","https://openalex.org/W2109091204","https://openalex.org/W2132542265","https://openalex.org/W2404057680","https://openalex.org/W3005207716","https://openalex.org/W3015845354","https://openalex.org/W3135235705","https://openalex.org/W3183379704"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W2101047079","https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W4242128654","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W1978253800"],"abstract_inverted_index":{"This":[0],"brief":[1,48],"presents":[2],"an":[3,112],"8-GHz":[4],"Octa-phase":[5],"Error":[6],"Corrector":[7],"(OEC)":[8],"employing":[9,59],"a":[10,16,41,60,65,76,82,88,134,138],"digital":[11],"delay-locked":[12],"loop":[13,126],"(DLL)":[14],"with":[15],"coprime":[17,33],"phase":[18,27,85,124,141],"comparison":[19],"scheme.":[20],"To":[21,74],"alleviate":[22],"timing":[23],"constraint":[24],"during":[25],"the":[26,94,107],"comparison,":[28],"clock":[29,52],"phases":[30],"spaced":[31,51],"in":[32,106,111],"to":[34,40],"8":[35,131],"is":[36],"utilized,":[37],"enabling":[38],"up":[39],"64-Gb/s":[42],"link":[43],"operation.":[44],"In":[45,56],"particular,":[46],"this":[47],"applies":[49],"3T/8":[50],"rather":[53],"than":[54],"T/8.":[55],"addition,":[57],"by":[58],"clock-divided":[61],"5-bit":[62],"selection":[63],"scheme,":[64],"high-speed":[66],"8:2":[67],"multiplexer":[68],"(MUX)":[69],"operates":[70],"seamlessly":[71],"without":[72],"glitches.":[73],"minimize":[75],"mismatch":[77],"and":[78,87],"calibration":[79,125],"-induced":[80],"jitter,":[81],"single":[83],"shared":[84],"comparator":[86],"finite-state":[89],"machine":[90],"(FSM)":[91],"for":[92],"tracking":[93],"minimum":[95],"total":[96],"delay":[97],"are":[98],"employed.":[99],"The":[100,122],"test":[101],"chip":[102],"has":[103],"been":[104],"fabricated":[105],"40-nm":[108],"CMOS":[109],"technology":[110],"active":[113],"area":[114],"of":[115,143],"0.0814":[116],"mm":[117],"<sup":[118],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[119],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[120],".":[121],"core":[123],"consumes":[127],"10.8":[128],"mW":[129],"at":[130,133],"GHz":[132],"0.9-V":[135],"supply":[136],"achieving":[137],"maximum":[139],"residue":[140],"error":[142],"0.95":[144],"ps.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}