{"id":"https://openalex.org/W3214722218","doi":"https://doi.org/10.1109/tcsii.2021.3126012","title":"FPGA-Based Implementation of an Event-Driven Spiking Multi-Kernel Convolution Architecture","display_name":"FPGA-Based Implementation of an Event-Driven Spiking Multi-Kernel Convolution Architecture","publication_year":2021,"publication_date":"2021-11-08","ids":{"openalex":"https://openalex.org/W3214722218","doi":"https://doi.org/10.1109/tcsii.2021.3126012","mag":"3214722218"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3126012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3126012","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409920","display_name":"Jian Zhang","orcid":"https://orcid.org/0000-0002-0755-6779"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Zhang","raw_affiliation_strings":["School of Microelectronics and the Key Laboratory of Micro-Nano Electronics and System Integration, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-0755-6779","affiliations":[{"raw_affiliation_string":"School of Microelectronics and the Key Laboratory of Micro-Nano Electronics and System Integration, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023015877","display_name":"Lichen Feng","orcid":"https://orcid.org/0000-0002-7685-2141"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lichen Feng","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7685-2141","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052862100","display_name":"Tengbo Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tengbo Wang","raw_affiliation_strings":["Faculty of Electronic and Information Engineering, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronic and Information Engineering, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109088325","display_name":"Wei Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Shi","raw_affiliation_strings":["Faculty of Electronic and Information Engineering, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronic and Information Engineering, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102943351","display_name":"Yuechao Wang","orcid":"https://orcid.org/0009-0004-5846-6396"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuechao Wang","raw_affiliation_strings":["Faculty of Electronic and Information Engineering, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electronic and Information Engineering, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088739970","display_name":"Guohe Zhang","orcid":"https://orcid.org/0000-0001-8092-8009"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guohe Zhang","raw_affiliation_strings":["School of Microelectronics and the Key Laboratory of Micro-Nano Electronics and System Integration, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-8092-8009","affiliations":[{"raw_affiliation_string":"School of Microelectronics and the Key Laboratory of Micro-Nano Electronics and System Integration, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5901,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.66955337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"69","issue":"3","first_page":"1682","last_page":"1686"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.7567716836929321},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6620029211044312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6149261593818665},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.5645922422409058},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5502812266349792},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5460269451141357},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.5201623439788818},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4418312907218933},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4240262508392334},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37002596259117126},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35914507508277893},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.2459212839603424},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23845285177230835},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22632107138633728},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1580626368522644},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10808786749839783}],"concepts":[{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.7567716836929321},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6620029211044312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6149261593818665},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.5645922422409058},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5502812266349792},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5460269451141357},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.5201623439788818},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4418312907218933},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4240262508392334},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37002596259117126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35914507508277893},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.2459212839603424},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23845285177230835},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22632107138633728},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1580626368522644},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10808786749839783},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3126012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3126012","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1684626956","display_name":null,"funder_award_id":"2021JM-019","funder_id":"https://openalex.org/F4320336567","funder_display_name":"Natural Science Basic Research Program of Shaanxi Province"}],"funders":[{"id":"https://openalex.org/F4320336567","display_name":"Natural Science Basic Research Program of Shaanxi Province","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1523493493","https://openalex.org/W1645800954","https://openalex.org/W1914450980","https://openalex.org/W1963689209","https://openalex.org/W1969456244","https://openalex.org/W1975801482","https://openalex.org/W1979974160","https://openalex.org/W2115448218","https://openalex.org/W2126507962","https://openalex.org/W2155159601","https://openalex.org/W2171851311","https://openalex.org/W2289252105","https://openalex.org/W2783525259","https://openalex.org/W2789360642","https://openalex.org/W2900125173","https://openalex.org/W2949893440","https://openalex.org/W2964338223","https://openalex.org/W3038702532","https://openalex.org/W3089459636"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W4386858688","https://openalex.org/W2982536526","https://openalex.org/W4380302312","https://openalex.org/W3008689640","https://openalex.org/W4385338604","https://openalex.org/W3081626085"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"an":[3,131],"event-driven":[4],"spiking":[5],"multi-kernel":[6,63],"convolution":[7,64],"architecture":[8,23,72,90],"for":[9,44,129],"processing":[10,59],"address-event":[11],"representation":[12],"(AER)":[13],"streams":[14],"from":[15],"dynamic":[16],"vision":[17],"sensor":[18],"(DVS)":[19],"chips.":[20],"The":[21,87],"processor":[22,89],"is":[24,53,73],"designed":[25],"based":[26],"on":[27,75,117],"leaky":[28],"integrate-and-fire":[29],"(LIF)":[30],"neural":[31],"model,":[32],"and":[33,49,60,133,139],"employs":[34],"pipeline":[35],"scheme":[36,43],"to":[37,107,126],"accelerate":[38],"data":[39],"processing.":[40],"A":[41],"new":[42],"arranging":[45],"neuron":[46],"membrane":[47],"potentials":[48],"kernels":[50],"in":[51],"memories":[52],"proposed,":[54],"which":[55],"enables":[56],"row-by-row":[57],"kernel":[58,96],"accelerates":[61],"the":[62,70,121,134],"computation.":[65],"An":[66],"FPGA":[67,79],"prototype":[68],"of":[69,123,136],"proposed":[71,88],"implemented":[74],"a":[76],"Xilinx":[77],"Zynq":[78],"development":[80],"board":[81],"with":[82,94],"100":[83],"MHz":[84],"clock":[85],"frequency.":[86],"computes":[91],"64":[92],"filters":[93],"configurable":[95],"size":[97],"(from":[98],"<inline-formula":[99,108],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[100,109],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[101,110],"<tex-math":[102,111],"notation=\"LaTeX\">$1":[103],"\\times":[104,113],"1$":[105],"</tex-math></inline-formula>":[106,115],"notation=\"LaTeX\">$32":[112],"32$":[114],")":[116],"input":[118],"flow,":[119],"obtaining":[120],"latency":[122],"0.10":[124],"us":[125,128],"10.33":[127],"convoluting":[130],"event,":[132],"energy":[135],"0.12":[137],"nJ":[138,141],"12.08":[140],"per":[142,144],"event":[143],"convolution,":[145],"respectively.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}