{"id":"https://openalex.org/W3212996010","doi":"https://doi.org/10.1109/tcsii.2021.3125568","title":"A Memory-Based Direct-Digital Frequency Synthesizer for Fractional Synchronization","display_name":"A Memory-Based Direct-Digital Frequency Synthesizer for Fractional Synchronization","publication_year":2021,"publication_date":"2021-11-04","ids":{"openalex":"https://openalex.org/W3212996010","doi":"https://doi.org/10.1109/tcsii.2021.3125568","mag":"3212996010"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3125568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3125568","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081859264","display_name":"Soheyl Ziabakhsh","orcid":"https://orcid.org/0000-0001-9732-8704"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Soheyl Ziabakhsh","raw_affiliation_strings":["Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0001-9732-8704","affiliations":[{"raw_affiliation_string":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000822442","display_name":"Sadok Aouini","orcid":"https://orcid.org/0000-0002-6303-705X"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sadok Aouini","raw_affiliation_strings":["Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-6303-705X","affiliations":[{"raw_affiliation_string":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027542010","display_name":"Robert G. Gibbins","orcid":"https://orcid.org/0000-0001-8959-8835"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Robert G. Gibbins","raw_affiliation_strings":["Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0001-8959-8835","affiliations":[{"raw_affiliation_string":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018165347","display_name":"Matt Mikkelsen","orcid":"https://orcid.org/0000-0002-2940-6624"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Matt Mikkelsen","raw_affiliation_strings":["Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-2940-6624","affiliations":[{"raw_affiliation_string":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031985338","display_name":"Sanam Moslemi-Tabrizi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sanam Moslemi-Tabrizi","raw_affiliation_strings":["Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Analog Circuit Design Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026434083","display_name":"Naim Ben\u2010Hamida","orcid":"https://orcid.org/0000-0002-4031-2725"},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Naim Ben-Hamida","raw_affiliation_strings":["Analog IC Department, Ciena Corporation, Ottawa, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-4031-2725","affiliations":[{"raw_affiliation_string":"Analog IC Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210160469"],"apc_list":null,"apc_paid":null,"fwci":0.8136,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.72697398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"69","issue":"3","first_page":"899","last_page":"903"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7149773836135864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6299244165420532},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.43409112095832825},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3955824077129364},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.391845166683197},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.2877654731273651},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19831255078315735},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.1939813494682312},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1310827136039734}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7149773836135864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6299244165420532},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.43409112095832825},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3955824077129364},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.391845166683197},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.2877654731273651},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19831255078315735},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.1939813494682312},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1310827136039734}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3125568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3125568","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1123162562","https://openalex.org/W2032839684","https://openalex.org/W2125528964","https://openalex.org/W2147535734","https://openalex.org/W2165848356","https://openalex.org/W2769058359","https://openalex.org/W2898161420","https://openalex.org/W3006062226","https://openalex.org/W3008837131","https://openalex.org/W3016137691","https://openalex.org/W4235930683"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W1522446673","https://openalex.org/W1485868897","https://openalex.org/W2086436170","https://openalex.org/W2058044441","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W4223971876"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,22,30,36,40,69,84,112,133,141],"fully":[4],"integrated":[5,110],"energy-efficient":[6],"memory-based":[7],"direct":[8],"digital":[9,48],"frequency":[10,67],"synthesizer":[11],"(DDFS).":[12],"To":[13,79],"overcome":[14],"the":[15,32,47,52,63,75,81],"limitation":[16],"of":[17,43,144],"using":[18],"an":[19],"accumulator":[20],"and":[21,66,89,139],"Read-Only":[23],"Memory":[24],"(ROM)":[25],"Lookup":[26],"Table":[27],"(LUT)":[28],"within":[29],"DDFS,":[31,83],"proposed":[33,57,82,128],"design":[34],"utilizes":[35],"6-bit":[37,85],"memory":[38,86],"with":[39,51,115],"configured":[41],"mode":[42],"operation":[44],"to":[45,61],"synchronize":[46],"output":[49,64],"clock":[50,77,125],"input":[53,76],"sampling":[54,124],"clock.":[55],"The":[56,97,127],"DDFS":[58,99,129],"is":[59,72,130],"able":[60],"tune":[62],"phase":[65,70],"once":[68],"rotator":[71],"used":[73],"in":[74,87,93,132],"path.":[78],"realize":[80],"front-end":[88],"some":[90],"analog":[91],"blocks":[92],"back-end":[94],"are":[95],"employed.":[96],"prototype":[98],"achieves":[100],"jitter":[101],"below":[102],"12.7ps":[103],"<inline-formula":[104],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[105,148],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[106],"<tex-math":[107],"notation=\"LaTeX\">$_{rms}$":[108],"</tex-math></inline-formula>":[109],"over":[111],"100MHz":[113],"bandwidth":[114],"28.25Hz":[116],"resolution":[117],"while":[118],"consuming":[119],"less":[120],"than":[121],"3mW":[122],"at":[123],"3.12GHz.":[126],"fabricated":[131],"0.9V":[134],"TSMC":[135],"7nm":[136],"CMOS":[137],"process":[138],"occupies":[140],"core":[142],"area":[143],"only":[145],"0.014mm":[146],"<sup":[147],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[149],".":[150]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}