{"id":"https://openalex.org/W3207886650","doi":"https://doi.org/10.1109/tcsii.2021.3121537","title":"A Novel Ultra-Compact FPGA-Compatible TRNG Architecture Exploiting Latched Ring Oscillators","display_name":"A Novel Ultra-Compact FPGA-Compatible TRNG Architecture Exploiting Latched Ring Oscillators","publication_year":2021,"publication_date":"2021-10-20","ids":{"openalex":"https://openalex.org/W3207886650","doi":"https://doi.org/10.1109/tcsii.2021.3121537","mag":"3207886650"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3121537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3121537","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016342533","display_name":"Riccardo Della Sala","orcid":"https://orcid.org/0000-0001-9990-4875"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Riccardo Della Sala","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["ICTEAM-Crypto Group, Université Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"ICTEAM-Crypto Group, Université Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016342533"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":5.1877,"has_fulltext":false,"cited_by_count":82,"citation_normalized_percentile":{"value":0.96658497,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"69","issue":"3","first_page":"1672","last_page":"1676"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.761773943901062},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6770089268684387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6359343528747559},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6321242451667786},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.6258997917175293},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.4469081461429596},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4406631886959076},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40790772438049316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32551807165145874},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3249586224555969},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25559619069099426},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24062958359718323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19360136985778809},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13492289185523987},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09951531887054443},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.09066134691238403}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.761773943901062},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6770089268684387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6359343528747559},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6321242451667786},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.6258997917175293},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.4469081461429596},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4406631886959076},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40790772438049316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32551807165145874},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3249586224555969},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25559619069099426},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24062958359718323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19360136985778809},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13492289185523987},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09951531887054443},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.09066134691238403},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2021.3121537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3121537","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1654880","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/1654880","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W609951012","https://openalex.org/W1517403092","https://openalex.org/W1717406790","https://openalex.org/W2128457641","https://openalex.org/W2161890359","https://openalex.org/W2166261478","https://openalex.org/W2177571745","https://openalex.org/W2344654957","https://openalex.org/W2362080632","https://openalex.org/W2524910869","https://openalex.org/W2783355591","https://openalex.org/W2946946742","https://openalex.org/W2947486590","https://openalex.org/W2954169045","https://openalex.org/W2955255750","https://openalex.org/W3011853158","https://openalex.org/W3133167475","https://openalex.org/W3196375111","https://openalex.org/W4232122552"],"related_works":["https://openalex.org/W2107937248","https://openalex.org/W3217774925","https://openalex.org/W4310584118","https://openalex.org/W3196521403","https://openalex.org/W2802102201","https://openalex.org/W3205912304","https://openalex.org/W2393240860","https://openalex.org/W2982982808","https://openalex.org/W2111264486","https://openalex.org/W2388611698"],"abstract_inverted_index":{"In":[0],"this":[1],"brief":[2],"we":[3],"present":[4],"a":[5,29,33,114,120],"novel,":[6],"ultra-compact,":[7],"True":[8],"Random":[9],"Number":[10],"Generator":[11],"(TRNG)":[12],"architecture":[13,68],"and":[14,49,55,64,76,87,113,150],"its":[15,38],"FPGA":[16,35,151],"implementation.":[17],"The":[18,66],"proposed":[19,43,67,134],"Latched":[20],"Ring":[21],"Oscillator":[22],"(LRO)":[23],"TRNG":[24,30,78],"allows":[25],"the":[26,42,77,95,111,126,129,133,139,146],"generation":[27],"of":[28,62,101,110,116,128,138,145],"bit":[31,105],"from":[32],"single":[34],"Slice.":[36],"Despite":[37],"very":[39,57],"compact":[40],"structure,":[41],"LRO-TRNG":[44,96,135],"relies":[45],"on":[46,72],"both":[47],"meta-stability":[48],"accumulated":[50],"jitter":[51],"as":[52],"entropy":[53,100],"sources,":[54],"exhibits":[56,97],"good":[58],"results":[59,91],"in":[60,143],"terms":[61,144],"unpredictability":[63],"randomness.":[65],"has":[69],"been":[70,81],"implemented":[71],"Xilinx":[73],"Spartan-6":[74],"devices":[75],"performances":[79],"have":[80,92],"extensively":[82],"validated":[83],"under":[84],"supply":[85],"voltage":[86],"temperature":[88],"variations.":[89],"Measurements":[90],"shown":[93],"that":[94,132],"an":[98],"estimated":[99],"about":[102],"7.99834":[103],"per":[104],"(according":[106],"to":[107],"T8":[108],"test":[109],"AIS-31)":[112],"throughput":[115,149],"0.76":[117],"Mbits/s":[118],"with":[119],"50MHz":[121],"clock.":[122],"A":[123],"comparison":[124],"against":[125],"state":[127],"art":[130],"shows":[131],"outperforms":[136],"most":[137],"previously":[140],"published":[141],"TRNGs,":[142],"ratio":[147],"between":[148],"resources":[152],"usage.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":27},{"year":2024,"cited_by_count":24},{"year":2023,"cited_by_count":18},{"year":2022,"cited_by_count":12}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}