{"id":"https://openalex.org/W3199772733","doi":"https://doi.org/10.1109/tcsii.2021.3113926","title":"A 2.4\u20138 GHz Phase Rotator Delay-Locked Loop Using Cascading Structure for Direct Input\u2013Output Phase Detection","display_name":"A 2.4\u20138 GHz Phase Rotator Delay-Locked Loop Using Cascading Structure for Direct Input\u2013Output Phase Detection","publication_year":2021,"publication_date":"2021-09-21","ids":{"openalex":"https://openalex.org/W3199772733","doi":"https://doi.org/10.1109/tcsii.2021.3113926","mag":"3199772733"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3113926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3113926","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114803753","display_name":"Hyunsu Park","orcid":"https://orcid.org/0009-0007-3705-7384"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyunsu Park","raw_affiliation_strings":["Department of Semiconductor System Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Semiconductor System Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063151808","display_name":"Jincheol Sim","orcid":"https://orcid.org/0000-0002-8247-6277"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jincheol Sim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039771620","display_name":"Yoonjae Choi","orcid":"https://orcid.org/0000-0003-0594-4206"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoonjae Choi","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048707078","display_name":"Jong-Hyuk Choi","orcid":"https://orcid.org/0000-0001-9545-9196"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jonghyuck Choi","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043156038","display_name":"Youngwook Kwon","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngwook Kwon","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5114803753"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.6016,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.67107467,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"69","issue":"3","first_page":"794","last_page":"798"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5612793564796448},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4799675941467285},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4385184347629547},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.4379415810108185},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4285297393798828},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3725159168243408},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34371793270111084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32583683729171753},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.27143481373786926},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.17659753561019897},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.08446314930915833}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5612793564796448},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4799675941467285},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4385184347629547},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.4379415810108185},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4285297393798828},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3725159168243408},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34371793270111084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32583683729171753},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.27143481373786926},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.17659753561019897},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.08446314930915833},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3113926","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3113926","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3906209273","display_name":null,"funder_award_id":"2020-0-01300","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"}],"funders":[{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W139310291","https://openalex.org/W1900581454","https://openalex.org/W1974775547","https://openalex.org/W1996388455","https://openalex.org/W2008288558","https://openalex.org/W2029794151","https://openalex.org/W2042521777","https://openalex.org/W2043037338","https://openalex.org/W2103011017","https://openalex.org/W2145923236","https://openalex.org/W2346049708","https://openalex.org/W2727227226","https://openalex.org/W2788680135","https://openalex.org/W2901213684","https://openalex.org/W2997642308","https://openalex.org/W3137507009"],"related_works":["https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881","https://openalex.org/W2096085680","https://openalex.org/W1978946573","https://openalex.org/W2908219865","https://openalex.org/W1153251241","https://openalex.org/W1576501709","https://openalex.org/W1990401855","https://openalex.org/W4381745543"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,11,25,32,36,82,95,114,173,177],"phase":[4,57,67,71,80,84,130,134,217],"rotator":[5],"(PR)-based":[6],"delay-locked":[7],"loop":[8,100],"(DLL)":[9],"for":[10,40,56,65,88,125],"dynamic":[12],"random-access":[13],"memory":[14],"interface":[15],"in":[16,94],"28-nm":[17],"CMOS":[18],"technology.":[19],"A":[20,49,59],"direct":[21],"input\u2013output":[22,90],"comparison":[23],"using":[24,81,118],"sub-sampling":[26],"technique":[27],"reduces":[28],"the":[29,53,77,89,99,103,111,129,133,157,190,194,213,216,220],"effect":[30],"of":[31,35,102,132,156,161,172],"timing":[33],"mismatch":[34,218],"replica":[37,104],"delay":[38,101,105,116],"line":[39,106,117],"synchronizing":[41],"an":[42,119],"input":[43,54,66,196,221],"clock":[44,51,55,79,121,203],"and":[45,98,176,189,222],"output":[46,70,223],"strobe":[47],"clock.":[48],"divided":[50],"samples":[52],"alignment.":[58],"4-b":[60,178],"analog-to-digital":[61],"converter":[62],"was":[63,208,225],"used":[64],"acquisition.":[68],"The":[69,154,181,201],"is":[72,107,123,159,198],"aligned":[73],"with":[74],"respect":[75],"to":[76,127,145,186,212],"sampling":[78],"bang-bang":[83],"detector.":[85],"Two":[86],"DLLs":[87],"synchronization":[91],"are":[92],"implemented":[93],"cascade":[96],"structure,":[97],"considerably":[108],"reduced.":[109],"In":[110],"proposed":[112],"DLL,":[113],"PR":[115],"8-phase":[120],"generator":[122],"adopted":[124],"linearity":[126],"reduce":[128],"difference":[131],"interpolation":[135],"from":[136,184],"<inline-formula":[137,146,162],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[138,147,163],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[139,148,164],"<tex-math":[140,149,165],"notation=\"LaTeX\">$\\boldsymbol{\\pi":[141,150],"}$":[142,151,167],"</tex-math></inline-formula>":[143,152,168],"/2":[144],"/4.":[153],"resolution":[155],"PR-DLL":[158],"7-b":[160],"notation=\"LaTeX\">$2\\boldsymbol{\\pi":[166],",":[169],"which":[170],"consists":[171],"3-b":[174],"coarse":[175],"fine":[179],"control.":[180],"DLL":[182],"operates":[183],"2.4":[185],"8":[187],"GHz,":[188],"power":[191],"dissipation":[192],"at":[193],"maximum":[195],"frequency":[197],"20.2":[199],"mW.":[200],"measured":[202],"root":[204],"mean":[205],"square":[206],"jitter":[207],"1.68":[209],"ps.":[210],"According":[211],"simulation":[214],"results,":[215],"between":[219],"clocks":[224],"reduced":[226],"by":[227],"80.5%.":[228]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}