{"id":"https://openalex.org/W3181177329","doi":"https://doi.org/10.1109/tcsii.2021.3094934","title":"A 3.36-GHz Locking-Tuned Type-I Sampling PLL With \u221278.6-dBc Reference Spur Merging Single-Path Reference-Feedthrough-Suppression and Narrow-Pulse-Shielding Techniques","display_name":"A 3.36-GHz Locking-Tuned Type-I Sampling PLL With \u221278.6-dBc Reference Spur Merging Single-Path Reference-Feedthrough-Suppression and Narrow-Pulse-Shielding Techniques","publication_year":2021,"publication_date":"2021-07-06","ids":{"openalex":"https://openalex.org/W3181177329","doi":"https://doi.org/10.1109/tcsii.2021.3094934","mag":"3181177329"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3094934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3094934","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005345072","display_name":"Yunbo Huang","orcid":"https://orcid.org/0000-0002-1355-7583"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Yunbo Huang","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706888","display_name":"Yong Chen","orcid":"https://orcid.org/0000-0002-2794-1324"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yong Chen","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Nanshan, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Nanshan, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I6469544","display_name":"City University of Macau","ror":"https://ror.org/04gpd4q15","country_code":"MO","type":"education","lineage":["https://openalex.org/I6469544"]}],"countries":["MO","PT"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisboa, Portugal","State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Universidade de Lisboa, Lisboa, Portugal","institution_ids":["https://openalex.org/I203847022","https://openalex.org/I141596103"]},{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI and IME/ECE-FST, University of Macau, Macau, China","institution_ids":["https://openalex.org/I6469544","https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5005345072"],"corresponding_institution_ids":["https://openalex.org/I204512498","https://openalex.org/I6469544"],"apc_list":null,"apc_paid":null,"fwci":2.0239,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.86786347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"68","issue":"9","first_page":"3093","last_page":"3097"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.8879142999649048},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8240025043487549},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7992662191390991},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6879490613937378},{"id":"https://openalex.org/keywords/varicap","display_name":"Varicap","score":0.6761143207550049},{"id":"https://openalex.org/keywords/electromagnetic-shielding","display_name":"Electromagnetic shielding","score":0.5896538496017456},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5295527577400208},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4149620532989502},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3757492005825043},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37349215149879456},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3582760989665985},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.27575039863586426},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2274526059627533},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.15761464834213257}],"concepts":[{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.8879142999649048},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8240025043487549},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7992662191390991},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6879490613937378},{"id":"https://openalex.org/C15485314","wikidata":"https://www.wikidata.org/wiki/Q467463","display_name":"Varicap","level":4,"score":0.6761143207550049},{"id":"https://openalex.org/C2265751","wikidata":"https://www.wikidata.org/wiki/Q332007","display_name":"Electromagnetic shielding","level":2,"score":0.5896538496017456},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5295527577400208},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4149620532989502},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3757492005825043},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37349215149879456},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3582760989665985},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.27575039863586426},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2274526059627533},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.15761464834213257},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3094934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3094934","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2131053965","https://openalex.org/W2295656041","https://openalex.org/W2802887626","https://openalex.org/W2810113582","https://openalex.org/W2899996489","https://openalex.org/W2913416661","https://openalex.org/W2921945517","https://openalex.org/W2922297820","https://openalex.org/W2990700108","https://openalex.org/W2997237388","https://openalex.org/W3000264207","https://openalex.org/W3015520279","https://openalex.org/W3049667933","https://openalex.org/W3092293138","https://openalex.org/W3094095022","https://openalex.org/W3106605462","https://openalex.org/W6759773936","https://openalex.org/W6760304811","https://openalex.org/W6770511612","https://openalex.org/W6775731165","https://openalex.org/W6783854195"],"related_works":["https://openalex.org/W2075931814","https://openalex.org/W1986839414","https://openalex.org/W2062881472","https://openalex.org/W2139484866","https://openalex.org/W1912065184","https://openalex.org/W2372909716","https://openalex.org/W4311591691","https://openalex.org/W3128798639","https://openalex.org/W2049525097","https://openalex.org/W2012676707"],"abstract_inverted_index":{"This":[0],"brief":[1],"describes":[2],"a":[3,16,32,78,85],"type-I":[4],"analog":[5],"sampling":[6,49],"phase-locked":[7],"loop":[8],"(S-PLL)":[9],"featuring":[10],"reference-feedthrough-suppression":[11],"and":[12,68,89],"narrow-pulse-shielding":[13],"techniques":[14],"in":[15,77],"single":[17],"path":[18],"to":[19,58],"improve":[20],"the":[21,28,40,43,48,61,65,69,73,81],"reference":[22],"(REF)":[23],"spur.":[24],"Specifically,":[25],"we":[26,52],"realize":[27],"former":[29],"by":[30,47],"inserting":[31],"T-shape":[33],"switch":[34],"with":[35],"one":[36],"center-tap":[37],"ground,":[38],"while":[39],"latter":[41],"tackles":[42],"voltage":[44],"ripple":[45],"caused":[46],"non-idealities.":[50],"Also,":[51],"can":[53],"tune":[54],"an":[55],"external":[56],"varactor":[57],"eliminate":[59],"both":[60],"gain":[62],"variation":[63],"of":[64,72],"phase":[66],"detector":[67],"gate":[70],"leakage":[71],"frequency-tuning":[74],"varactor.":[75],"Prototyped":[76],"28-nm":[79],"CMOS,":[80],"proposed":[82],"S-PLL":[83],"achieves":[84],"-78.6-dBc":[86],"REF":[87],"spur":[88],"124.6-fs":[90],"integrated":[91],"RMS":[92],"jitter.":[93],"The":[94],"corresponding":[95],"jitter-power":[96],"Figure-of-":[97],"Merit":[98],"is":[99],"-252.8":[100],"dB.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}