{"id":"https://openalex.org/W3173927625","doi":"https://doi.org/10.1109/tcsii.2021.3091973","title":"200-MHz Single-Ended 6T 1-kb SRAM With 0.2313 pJ Energy/Access Using 40-nm CMOS Logic Process","display_name":"200-MHz Single-Ended 6T 1-kb SRAM With 0.2313 pJ Energy/Access Using 40-nm CMOS Logic Process","publication_year":2021,"publication_date":"2021-06-24","ids":{"openalex":"https://openalex.org/W3173927625","doi":"https://doi.org/10.1109/tcsii.2021.3091973","mag":"3173927625"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3091973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3091973","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["National Sun Yat-sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043140372","display_name":"Chien-Ping Kuo","orcid":"https://orcid.org/0000-0002-1406-0018"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Ping Kuo","raw_affiliation_strings":["National Sun Yat-sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Sun Yat-sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077220045"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":1.0027,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.75320707,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"68","issue":"9","first_page":"3163","last_page":"3166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.871680736541748},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8275829553604126},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8270672559738159},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6067410707473755},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5303251147270203},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4603566527366638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45320701599121094},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4396291673183441},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4268917441368103},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42358189821243286},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3837985098361969},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3495177626609802},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33923161029815674},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23607584834098816},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2244146168231964}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.871680736541748},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8275829553604126},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8270672559738159},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6067410707473755},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5303251147270203},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4603566527366638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45320701599121094},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4396291673183441},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4268917441368103},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42358189821243286},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3837985098361969},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3495177626609802},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33923161029815674},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23607584834098816},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2244146168231964},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3091973","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3091973","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1969802599","https://openalex.org/W2115811012","https://openalex.org/W2144289736","https://openalex.org/W2149429476","https://openalex.org/W2164967515","https://openalex.org/W2788649536","https://openalex.org/W2891804795","https://openalex.org/W2962901003","https://openalex.org/W2996727274","https://openalex.org/W3126970610","https://openalex.org/W6681772123"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2104885411","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2160067645","https://openalex.org/W2730314563","https://openalex.org/W2058541779"],"abstract_inverted_index":{"A":[0,136],"high-speed":[1],"and":[2,38,81,170,180],"low":[3],"energy-consuming":[4],"SRAM":[5,30,138],"design":[6],"based":[7,140],"on":[8,141,174],"single-ended":[9,25],"cells":[10,107,144],"is":[11,32,49,58,69,95,112,117,130,151,165],"demonstrated":[12],"in":[13],"this":[14],"work.":[15],"To":[16],"resolve":[17],"poor":[18],"SNM":[19],"(static":[20],"noise":[21,53],"margin)":[22],"of":[23,105,128],"prior":[24],"memory":[26],"cells,":[27],"the":[28,46,55,78,102,119,126,142],"proposed":[29,143],"cell":[31,47],"equipped":[33],"with":[34,145],"a":[35,39,62,89,120],"pull-up":[36],"PMOS":[37],"high-Vthn":[40],"NMOS":[41],"foot":[42],"switch":[43],"such":[44,108],"that":[45,109,118],"state":[48,127],"not":[50,87],"bothered":[51],"by":[52],"when":[54],"supply":[56],"voltage":[57,90,122],"getting":[59],"lowered.":[60],"Moreover,":[61],"PFOS":[63],"(Positive":[64],"Feedback":[65],"Op-Amp":[66],"Sensing)":[67],"circuit":[68,94,150],"added":[70,96],"between":[71],"bitlines":[72],"(":[73],"BL\u0305,":[74],"BL)":[75],"to":[76,97,100,124,132,176],"reduce":[77,101],"read":[79],"delay":[80],"generate":[82],"full-swing":[83],"output.":[84],"Last":[85],"but":[86],"least,":[88],"mode":[91],"select":[92],"(VMS)":[93],"each":[98],"column":[99],"static":[103],"power":[104,111],"unselected":[106,134],"idle":[110],"drastically":[113],"reduced.":[114],"The":[115,160,168],"reason":[116],"lower":[121],"able":[123],"keep":[125],"bits":[129],"applied":[131],"those":[133],"cells.":[135],"1-kb":[137],"prototype":[139],"BIST":[146],"(build-in":[147],"self":[148],"test)":[149],"physically":[152],"fabricated":[153],"using":[154],"typical":[155],"40-nm":[156],"CMOS":[157],"logic":[158],"process.":[159],"maximum":[161],"operating":[162],"clock":[163],"rate":[164],"200":[166],"MHz.":[167],"energy/access":[169],"energy/bit":[171],"are":[172],"measured":[173],"silicon":[175],"be":[177],"0.2313":[178],"pJ,":[179,182],"0.00723":[181],"respectively.":[183]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}