{"id":"https://openalex.org/W3160171143","doi":"https://doi.org/10.1109/tcsii.2021.3081829","title":"Delay Modulation in Separately Driven Delay Cells Utilized for the Generation of High-Performance Multiphase Signals Using ROs","display_name":"Delay Modulation in Separately Driven Delay Cells Utilized for the Generation of High-Performance Multiphase Signals Using ROs","publication_year":2021,"publication_date":"2021-05-19","ids":{"openalex":"https://openalex.org/W3160171143","doi":"https://doi.org/10.1109/tcsii.2021.3081829","mag":"3160171143"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3081829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3081829","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035820452","display_name":"Neeraj Mishra","orcid":"https://orcid.org/0000-0003-3276-3777"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Neeraj Mishra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068791680","display_name":"Lalit Mohan Dani","orcid":"https://orcid.org/0000-0002-1018-0290"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lalit M. Dani","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007124939","display_name":"Sudipto Chakraborty","orcid":"https://orcid.org/0000-0002-2202-2062"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Chakraborty","raw_affiliation_strings":["Communication Circuits and System Department, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"Communication Circuits and System Department, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajiv V. Joshi","raw_affiliation_strings":["Communication Circuits and System Department, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"Communication Circuits and System Department, IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5035820452"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.8022,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71182799,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"69","issue":"1","first_page":"30","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.8325220942497253},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7325277328491211},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6698399782180786},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6260852813720703},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5647985339164734},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5598165392875671},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.511120617389679},{"id":"https://openalex.org/keywords/oscillation","display_name":"Oscillation (cell signaling)","score":0.4410941004753113},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.4395725429058075},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4392760992050171},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4382336139678955},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4197206497192383},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3572543263435364},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.3200894594192505},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2958013415336609},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17963412404060364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16543292999267578},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10369986295700073},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09980753064155579}],"concepts":[{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.8325220942497253},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7325277328491211},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6698399782180786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6260852813720703},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5647985339164734},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5598165392875671},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.511120617389679},{"id":"https://openalex.org/C2778439541","wikidata":"https://www.wikidata.org/wiki/Q7106412","display_name":"Oscillation (cell signaling)","level":2,"score":0.4410941004753113},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.4395725429058075},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4392760992050171},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4382336139678955},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4197206497192383},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3572543263435364},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3200894594192505},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2958013415336609},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17963412404060364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16543292999267578},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10369986295700073},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09980753064155579},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3081829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3081829","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.44999998807907104,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7185467675","display_name":null,"funder_award_id":"SMDP C2SD","funder_id":"https://openalex.org/F4320325255","funder_display_name":"Ministry of Electronics and Information technology"}],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2021832217","https://openalex.org/W2028340239","https://openalex.org/W2059629769","https://openalex.org/W2082256538","https://openalex.org/W2108324407","https://openalex.org/W2109091204","https://openalex.org/W2112066997","https://openalex.org/W2727645749","https://openalex.org/W2792205995","https://openalex.org/W2910627270","https://openalex.org/W2912788287","https://openalex.org/W2945971982","https://openalex.org/W2995685094"],"related_works":["https://openalex.org/W2354050524","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W2083878249","https://openalex.org/W4295813049","https://openalex.org/W2119216036","https://openalex.org/W2389594899","https://openalex.org/W2976219355","https://openalex.org/W2900271051","https://openalex.org/W766471173"],"abstract_inverted_index":{"This":[0,59],"brief":[1],"presents":[2],"a":[3,48,90,194],"general":[4],"technique":[5,60],"for":[6,141,176],"achieving":[7],"the":[8,32,54,62,75,117,121,125,137,158,167,173,177],"highest":[9],"possible":[10],"RO":[11],"oscillation":[12],"frequency":[13,135,183],"accompanied":[14],"by":[15,37,46,123],"lower":[16,195,202],"phase":[17,179],"noise":[18,180],"in":[19,86,105,218],"an":[20,38],"enhanced":[21],"circuit":[22,29],"design":[23],"utilizing":[24],"novel":[25],"delay":[26,33,57,76,82,126],"cells.":[27,58],"The":[28,100,112,133],"architecture":[30],"has":[31],"cells\u2019":[34],"inputs":[35],"separated":[36],"optimized":[39],"skew":[40],"offset.":[41],"Skew-offset":[42],"optimization":[43],"is":[44,103,150],"attained":[45],"integrating":[47],"pre-charge/discharge":[49],"auxiliary":[50],"feed-forward":[51],"loop":[52],"into":[53],"separately":[55],"driven":[56],"reduces":[61],"transition":[63],"time":[64],"when":[65],"<italic":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Supply</i>":[68],"and":[69,108,131,145,181,201],"GND":[70],"are":[71,84],"simultaneously":[72],"connected/disconnected":[73],"to":[74,88,199,206,209],"cell\u2019s":[77],"output":[78,128],"node.":[79],"When":[80],"these":[81],"cells":[83],"connected":[85],"loops":[87],"form":[89],"Ring":[91,164],"Oscillator,":[92],"they":[93],"provide":[94],"high":[95],"performance,":[96],"even/odd":[97],"multi-phase":[98],"signals.":[99],"proposed":[101,118,138,175],"methodology":[102],"validated":[104],"commercial":[106],"65nm":[107],"180nm":[109],"CMOS":[110,221],"technologies.":[111],"post-layout":[113],"simulations":[114],"show":[115],"that":[116,156],"designs":[119,174],"improve":[120],"performance":[122],"modulating":[124],"cell":[127],"node\u2019s":[129],"charging":[130],"discharging.":[132],"operating":[134],"of":[136,157,170],"design,":[139],"e.g.,":[140],"odd":[142],"stage":[143,147],"5/7":[144],"even":[146],"4/8/16":[148],"stage,":[149],"almost":[151],"50%/40%,":[152],"(80%/30%/20%)":[153],"higher":[154],"than":[155],"MSSRO":[159,213],"(Multi-Loop":[160],"Skew":[161],"based":[162],"Single-ended":[163],"Oscillator)":[165],"with":[166],"same":[168],"number":[169],"stages.":[171],"Additionally,":[172],"targeted":[178],"center":[182],"consume":[184],"around":[185],"8\u201320%":[186],"(odd":[187],"stages)/":[188],"(6\u201328%)":[189],"(Even":[190],"stages)":[191],"lesser":[192],"power,":[193],"supply":[196],"sensitivity":[197],"up":[198,205],"9%,":[200],"PVT":[203],"variability":[204],"6%":[207],"compared":[208],"its":[210],"equivalent":[211],"stages":[212],"(3-stages":[214],"single-ended":[215],"RO)":[216],"counterparts":[217],"180":[219],"nm":[220],"Technology.":[222]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}