{"id":"https://openalex.org/W3163570422","doi":"https://doi.org/10.1109/tcsii.2021.3081257","title":"Area-Delay-Power Efficient VLSI Architecture of FIR Filter for Processing Seismic Signal","display_name":"Area-Delay-Power Efficient VLSI Architecture of FIR Filter for Processing Seismic Signal","publication_year":2021,"publication_date":"2021-05-17","ids":{"openalex":"https://openalex.org/W3163570422","doi":"https://doi.org/10.1109/tcsii.2021.3081257","mag":"3163570422"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3081257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3081257","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054266450","display_name":"Sudipta Bose","orcid":"https://orcid.org/0000-0002-2444-8104"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sudipta Bose","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"raw_orcid":"https://orcid.org/0000-0002-2444-8104","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046863504","display_name":"Arijit De","orcid":"https://orcid.org/0000-0003-2641-6306"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arijit De","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003667123","display_name":"Indrajit Chakrabarti","orcid":"https://orcid.org/0000-0003-4744-2132"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indrajit Chakrabarti","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054266450"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":4.1638,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.94989296,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"68","issue":"11","first_page":"3451","last_page":"3455"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10271","display_name":"Seismic Imaging and Inversion Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1908","display_name":"Geophysics"},"field":{"id":"https://openalex.org/fields/19","display_name":"Earth and Planetary Sciences"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.8901576995849609},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7601813673973083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7190408110618591},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5254368185997009},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5193077921867371},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.48922014236450195},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4128648638725281},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4096425771713257},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3596489429473877},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33899393677711487}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.8901576995849609},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7601813673973083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7190408110618591},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5254368185997009},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5193077921867371},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.48922014236450195},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4128648638725281},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4096425771713257},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3596489429473877},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33899393677711487},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3081257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3081257","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1966494251","https://openalex.org/W2008579622","https://openalex.org/W2034749845","https://openalex.org/W2074919288","https://openalex.org/W2096868089","https://openalex.org/W2132723358","https://openalex.org/W2148813242","https://openalex.org/W2155598726","https://openalex.org/W2162882725","https://openalex.org/W2416197829","https://openalex.org/W2737360924","https://openalex.org/W2767541892","https://openalex.org/W2903051765","https://openalex.org/W2965310142","https://openalex.org/W3016556858","https://openalex.org/W3022195762"],"related_works":["https://openalex.org/W3094426418","https://openalex.org/W2373066471","https://openalex.org/W1508811950","https://openalex.org/W4366380722","https://openalex.org/W2350190833","https://openalex.org/W2380210889","https://openalex.org/W2379107344","https://openalex.org/W2350474477","https://openalex.org/W2390763046","https://openalex.org/W2987062793"],"abstract_inverted_index":{"Low-complexity,":[0],"high-speed":[1],"and":[2,46,77,103,122,136,168],"re-configurability":[3],"are":[4],"the":[5,9,17,37,42,69,92,97,104,112,125,144,161,175,201,207,224],"primary":[6],"requirements":[7],"of":[8,19,75,152,160,174],"finite":[10],"impulse":[11],"response":[12],"(FIR)":[13],"filters":[14],"employed":[15,33,109],"for":[16],"processing":[18],"acquired":[20],"seismic":[21],"signal":[22],"in":[23,50,73,91,189,218],"real-time":[24],"seismic-alert-system.":[25],"The":[26,157,171],"common":[27],"sub-expression":[28],"elimination":[29],"(CSE)":[30],"technique":[31,88,107],"is":[32,89,108,163],"widely":[34],"to":[35,95,110],"reduce":[36,96,111],"hardware":[38,116,149,158,172],"complexity":[39],"by":[40],"minimizing":[41],"logic":[43,47],"operators":[44],"(LOs)":[45],"depths":[48],"(LDs)":[49],"digital":[51],"FIR":[52,118,155],"filter.":[53,156],"In":[54],"this":[55],"brief,":[56],"a":[57,81,148,153],"novel":[58],"matrix":[59],"grouped":[60],"CSE":[61,71,203],"(MCSE)":[62],"algorithm":[63],"has":[64],"been":[65,141],"proposed":[66,93,126,176],"which":[67],"outperforms":[68],"existing":[70],"algorithms":[72],"terms":[74],"LOs":[76],"LDs":[78],"minimization.":[79],"Moreover,":[80],"new":[82],"half-unit":[83],"biased":[84],"(HUB)":[85],"based":[86,131,204],"rounding":[87,135],"incorporated":[90],"design":[94],"truncation":[98],"error":[99],"while":[100],"maintaining":[101],"low-complexity":[102],"cut-set":[105,137],"retiming":[106,138],"critical-path-delay":[113],"(CPD).":[114],"Two":[115],"efficient":[117,150],"filter":[119],"architectures":[120,162],"(I":[121],"II)":[123],"involving":[124],"canonical":[127],"signed":[128],"digit":[129],"(CSD)":[130],"MCSE":[132],"algorithm,":[133],"HUB":[134],"approach":[139],"have":[140],"presented.":[142],"Further,":[143],"architecture":[145,177,209],"II":[146,210],"represents":[147],"realization":[151],"reconfigurable":[154,208],"implementation":[159,173],"performed":[164],"on":[165],"both":[166],"FPGA":[167],"ASIC":[169],"platforms.":[170],"I":[178],"yields":[179],"more":[180],"than":[181],"25%,":[182],"49%,":[183],"38%,":[184],"36%":[185],"and,":[186,196,215,221],"31%":[187],"reduction":[188,217],"LOs,":[190],"CPD,":[191,219],"effective":[192],"latency,":[193],"area-delay-product":[194],"(ADP)":[195],"power-delay-product":[197],"(PDP),":[198],"respectively,":[199],"over":[200,223],"state-of-the-art":[202],"architectures.":[205],"Whereas":[206],"exhibits":[211],"nearly":[212],"48%,":[213],"12%":[214],"13%":[216],"ADP":[220],"PDP":[222],"counterpart.":[225]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}