{"id":"https://openalex.org/W3150028445","doi":"https://doi.org/10.1109/tcsii.2021.3071386","title":"Integrating Two Logics Into One Crossbar Array for Logic Gate Design","display_name":"Integrating Two Logics Into One Crossbar Array for Logic Gate Design","publication_year":2021,"publication_date":"2021-04-06","ids":{"openalex":"https://openalex.org/W3150028445","doi":"https://doi.org/10.1109/tcsii.2021.3071386","mag":"3150028445"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3071386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3071386","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003766038","display_name":"Lian Yao","orcid":"https://orcid.org/0000-0002-7067-4081"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lian Yao","raw_affiliation_strings":["Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China"],"raw_orcid":"https://orcid.org/0000-0002-7067-4081","affiliations":[{"raw_affiliation_string":"Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100346801","display_name":"Peng Liu","orcid":"https://orcid.org/0000-0002-2329-502X"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Liu","raw_affiliation_strings":["Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China"],"raw_orcid":"https://orcid.org/0000-0002-2329-502X","affiliations":[{"raw_affiliation_string":"Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060755096","display_name":"Jigang Wu","orcid":"https://orcid.org/0000-0002-6470-9794"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jigang Wu","raw_affiliation_strings":["Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China"],"raw_orcid":"https://orcid.org/0000-0002-6470-9794","affiliations":[{"raw_affiliation_string":"Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016864694","display_name":"Yinhe Han","orcid":"https://orcid.org/0000-0003-0904-6681"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinhe Han","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-0904-6681","affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113940545","display_name":"Yuehang Zhong","orcid":null},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuehang Zhong","raw_affiliation_strings":["Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for High Performance Computing and Data Science, School of Computer Science and Technology, Guangdong University of Technology, Guangdong, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078944975","display_name":"Zhiqiang You","orcid":"https://orcid.org/0000-0001-9924-0685"},"institutions":[{"id":"https://openalex.org/I16609230","display_name":"Hunan University","ror":"https://ror.org/05htk5m33","country_code":"CN","type":"education","lineage":["https://openalex.org/I16609230"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiqiang You","raw_affiliation_strings":["Key Laboratory for Embedded and Network Computing of Hunan Province, College of Computer Science and Electronic Engineering, Hunan University, Changsha, China"],"raw_orcid":"https://orcid.org/0000-0001-9924-0685","affiliations":[{"raw_affiliation_string":"Key Laboratory for Embedded and Network Computing of Hunan Province, College of Computer Science and Electronic Engineering, Hunan University, Changsha, China","institution_ids":["https://openalex.org/I16609230"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8136,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71436018,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":"68","issue":"8","first_page":"2987","last_page":"2991"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9209191203117371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.623323380947113},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.575016438961029},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5230530500411987},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.47525402903556824},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4403994679450989},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.4348571300506592},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4325658977031708},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.42874860763549805},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4190729856491089},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4127906560897827},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40717411041259766},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3674187958240509},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35517993569374084},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22860810160636902},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1980382800102234},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.1750110685825348},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1677168905735016},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.14095649123191833},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.129518061876297},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09483489394187927},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08512777090072632}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9209191203117371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.623323380947113},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.575016438961029},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5230530500411987},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.47525402903556824},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4403994679450989},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.4348571300506592},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4325658977031708},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.42874860763549805},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4190729856491089},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4127906560897827},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40717411041259766},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3674187958240509},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35517993569374084},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22860810160636902},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1980382800102234},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.1750110685825348},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1677168905735016},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.14095649123191833},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.129518061876297},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09483489394187927},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08512777090072632},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3071386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3071386","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G160262817","display_name":null,"funder_award_id":"2021A1515011962","funder_id":"https://openalex.org/F4320337111","funder_display_name":"Basic and Applied Basic Research Foundation of Guangdong Province"},{"id":"https://openalex.org/G4433226882","display_name":null,"funder_award_id":"CARCH201907","funder_id":"https://openalex.org/F4320326878","funder_display_name":"State Key Laboratory of Computer Science"},{"id":"https://openalex.org/G4931290030","display_name":null,"funder_award_id":"2019A1515110284","funder_id":"https://openalex.org/F4320337111","funder_display_name":"Basic and Applied Basic Research Foundation of Guangdong Province"},{"id":"https://openalex.org/G5993902742","display_name":null,"funder_award_id":"61672171","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6029430578","display_name":null,"funder_award_id":"2018B030311007","funder_id":"https://openalex.org/F4320321921","funder_display_name":"Natural Science Foundation of Guangdong Province"},{"id":"https://openalex.org/G7311093909","display_name":null,"funder_award_id":"2018B010107003","funder_id":"https://openalex.org/F4320336405","funder_display_name":"Special Project for Research and Development in Key areas of Guangdong Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321921","display_name":"Natural Science Foundation of Guangdong Province","ror":null},{"id":"https://openalex.org/F4320326878","display_name":"State Key Laboratory of Computer Science","ror":null},{"id":"https://openalex.org/F4320336405","display_name":"Special Project for Research and Development in Key areas of Guangdong Province","ror":null},{"id":"https://openalex.org/F4320337111","display_name":"Basic and Applied Basic Research Foundation of Guangdong Province","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1928307949","https://openalex.org/W1928989178","https://openalex.org/W2011971193","https://openalex.org/W2025674646","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2099443680","https://openalex.org/W2112181056","https://openalex.org/W2143483829","https://openalex.org/W2407339173","https://openalex.org/W2419663043","https://openalex.org/W2613411459","https://openalex.org/W2755879241","https://openalex.org/W2765843240","https://openalex.org/W2885064169","https://openalex.org/W2900379535","https://openalex.org/W2910846248","https://openalex.org/W2943768825","https://openalex.org/W2965806839","https://openalex.org/W2979919890","https://openalex.org/W3038129536"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W2765435638","https://openalex.org/W1496213896","https://openalex.org/W4361799621","https://openalex.org/W4226211266","https://openalex.org/W3150028445","https://openalex.org/W2246858803","https://openalex.org/W2279974209","https://openalex.org/W2565020286","https://openalex.org/W188762367"],"abstract_inverted_index":{"Memristor-based":[0],"crossbar":[1,16,77],"array":[2],"is":[3,125],"one":[4,76],"of":[5,48,51,110],"the":[6,40,46,49,55,86,94,103,117,129,142,148],"most":[7],"promising":[8],"structure":[9],"for":[10,62],"in-memory":[11],"computing":[12],"platforms.":[13],"In":[14],"a":[15,107,121],"array,":[17],"material":[18],"implication":[19,33],"logic":[20,53,63,131],"(IMPLY)":[21],"can":[22,35,82],"be":[23,37,83],"performed":[24,38,84],"between":[25,39,54,85],"different":[26,89],"word":[27,56],"lines":[28],"or":[29],"bit":[30,41],"lines.":[31,42],"Not-material":[32],"(N-IMPLY)":[34],"only":[36],"This":[43],"brief":[44],"demonstrates":[45],"feasibility":[47],"execution":[50],"N-IMPLY":[52,72],"lines,":[57],"followed":[58],"by":[59,127,141],"an":[60],"approach":[61],"gate":[64],"design":[65],"in":[66,88,145],"which":[67],"two":[68,80],"logics":[69,81],"IMPLY":[70],"and":[71,91,113,135],"are":[73,100],"integrated":[74],"into":[75],"array.":[78],"Both":[79],"cells":[87],"rows":[90],"columns":[92],"within":[93],"crossbar.":[95],"Six":[96],"basic":[97],"Boolean":[98],"gates":[99],"implemented":[101,126],"utilizing":[102,128],"proposed":[104,143],"approach,":[105,144],"with":[106],"lower":[108],"number":[109],"operation":[111],"steps":[112],"memristors":[114],"compared":[115],"to":[116,147],"IMPLY-only":[118],"method.":[119],"Moreover,":[120],"1-bit":[122],"full":[123],"adder":[124],"designed":[130],"gates.":[132],"The":[133],"performance":[134],"area":[136],"overhead":[137],"have":[138],"been":[139],"improved":[140],"comparison":[146],"existing":[149],"methods.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}