{"id":"https://openalex.org/W3144247223","doi":"https://doi.org/10.1109/tcsii.2021.3070359","title":"High Throughput Low Complexity and Low Power ePiBM RS Decoder Using Fractional Folding","display_name":"High Throughput Low Complexity and Low Power ePiBM RS Decoder Using Fractional Folding","publication_year":2021,"publication_date":"2021-04-01","ids":{"openalex":"https://openalex.org/W3144247223","doi":"https://doi.org/10.1109/tcsii.2021.3070359","mag":"3144247223"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3070359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3070359","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100734463","display_name":"Wen-Wen Liu","orcid":"https://orcid.org/0000-0002-3367-4242"},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wen-Wen Liu","raw_affiliation_strings":["Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-3367-4242","affiliations":[{"raw_affiliation_string":"Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China","institution_ids":["https://openalex.org/I113940042"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100616299","display_name":"Min Lin","orcid":"https://orcid.org/0000-0001-7042-9601"},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Lin","raw_affiliation_strings":["Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China","institution_ids":["https://openalex.org/I113940042"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037758320","display_name":"Jing-Wei Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing-Wei Shi","raw_affiliation_strings":["Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China","institution_ids":["https://openalex.org/I113940042"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087674100","display_name":"Qinghao Lin","orcid":"https://orcid.org/0000-0002-4405-0830"},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qing-Hao Lin","raw_affiliation_strings":["Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-4405-0830","affiliations":[{"raw_affiliation_string":"Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China","institution_ids":["https://openalex.org/I113940042"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100367320","display_name":"Gang Wang","orcid":"https://orcid.org/0000-0001-7712-8115"},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Wang","raw_affiliation_strings":["Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China","institution_ids":["https://openalex.org/I113940042"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100396076","display_name":"Peng Wang","orcid":"https://orcid.org/0000-0002-8003-4686"},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Wang","raw_affiliation_strings":["Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China","institution_ids":["https://openalex.org/I113940042"]}]},{"author_position":"last","author":{"id":null,"display_name":"Hai-Bo Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hai-Bo Liu","raw_affiliation_strings":["Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced SoC and IoT Technology Lab, Key Laboratory of Specialty Fiber Optics and Optical Access Networks, Shanghai University, Shanghai, China","institution_ids":["https://openalex.org/I113940042"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I113940042"],"apc_list":null,"apc_paid":null,"fwci":0.273,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60448783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"68","issue":"8","first_page":"2830","last_page":"2834"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6990321278572083},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.6887143850326538},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6241476535797119},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.5754971504211426},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5614357590675354},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5534458756446838},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5372422337532043},{"id":"https://openalex.org/keywords/polyphase-system","display_name":"Polyphase system","score":0.5285360217094421},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5125541687011719},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5098037123680115},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48941293358802795},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4368709623813629},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.4247030019760132},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3278481960296631},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30115848779678345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2788674235343933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.272982120513916},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1778203547000885},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12099027633666992},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10662460327148438},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09774202108383179},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09663313627243042}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6990321278572083},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.6887143850326538},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6241476535797119},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.5754971504211426},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5614357590675354},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5534458756446838},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5372422337532043},{"id":"https://openalex.org/C96157337","wikidata":"https://www.wikidata.org/wiki/Q391639","display_name":"Polyphase system","level":2,"score":0.5285360217094421},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5125541687011719},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5098037123680115},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48941293358802795},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4368709623813629},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.4247030019760132},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3278481960296631},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30115848779678345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2788674235343933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.272982120513916},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1778203547000885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12099027633666992},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10662460327148438},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09774202108383179},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09663313627243042},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3070359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3070359","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1514022891","https://openalex.org/W1970132958","https://openalex.org/W2042117344","https://openalex.org/W2075850503","https://openalex.org/W2101402725","https://openalex.org/W2118501221","https://openalex.org/W2122075089","https://openalex.org/W2162442687","https://openalex.org/W2167720990","https://openalex.org/W2169940852","https://openalex.org/W2171876558","https://openalex.org/W2226663035","https://openalex.org/W2276650142","https://openalex.org/W2551395885","https://openalex.org/W2742306459","https://openalex.org/W2803008395"],"related_works":["https://openalex.org/W2062123576","https://openalex.org/W2738514287","https://openalex.org/W2364654466","https://openalex.org/W2601586183","https://openalex.org/W2932491830","https://openalex.org/W2006466785","https://openalex.org/W2380265441","https://openalex.org/W2106127105","https://openalex.org/W2052237030","https://openalex.org/W1961867408"],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3,20,93,174,186,192],"novel":[4],"generalized":[5],"Fractional":[6,21],"Folding":[7,22],"(FF)":[8],"architecture":[9,55,143,158],"for":[10],"digital":[11],"signal":[12,105],"processing":[13,38],"integrated":[14],"circuits.":[15],"With":[16,73],"this":[17,200],"new":[18],"structure,":[19],"based":[23],"enhanced":[24],"Parallel":[25],"Inversionless":[26],"Berlekamp-Massey":[27],"(FF-ePIBM)":[28],"Reed-Solomon":[29],"Decoder":[30],"is":[31,106,120,144,159],"presented":[32],"of":[33,37,140,177,189,197],"which":[34],"the":[35,59,67,138,171],"number":[36],"element":[39],"(PE)":[40],"can":[41,56,180],"be":[42],"reduced":[43],"to":[44,66,90,110,116,146,184,199],"only":[45],"one,":[46],"resulting":[47,96],"in":[48,97,108,133],"ultra-low":[49],"hardware":[50,60],"complexity.":[51],"The":[52,151,166],"FF-ePIBM":[53,74,157],"VLSI":[54],"greatly":[57],"reduce":[58],"cost":[61,132],"by":[62],"about":[63,98],"60%":[64],"compare":[65],"fully":[68],"expanded":[69],"parallel":[70],"ePIBM":[71],"architecture.":[72],"architecture,":[75],"syndrome":[76],"calculation":[77],"(SC)":[78],"block":[79,87],"and":[80,179,191],"Chien":[81],"search":[82],"&":[83],"error":[84],"evaluation":[85],"(CSEE)":[86],"are":[88],"able":[89],"operate":[91,181],"at":[92,127,182],"lower":[94],"frequency":[95],"14.8%":[99],"power":[100],"saving.":[101],"A":[102],"polyphase":[103],"clock":[104],"needed":[107],"order":[109],"achieve":[111,185],"fractional":[112],"folding":[113],"function":[114],"according":[115],"specific":[117],"fractional-factor.":[118],"It":[119],"generated":[121],"from":[122],"Delay":[123],"Locked":[124],"Loop":[125],"(DLL)":[126],"little":[128],"or":[129],"no":[130],"extra":[131],"different":[134],"SoCs.":[135],"To":[136],"maximize":[137],"throughput":[139,188],"decoder,":[141],"pipelined":[142],"adopted":[145],"optimize":[147],"critical":[148],"path":[149],"delay.":[150],"RS":[152],"(255,":[153],"239)":[154],"decoder":[155,172],"with":[156,162],"finally":[160],"implemented":[161],"40nm":[163],"CMOS":[164],"technology.":[165],"synthesized":[167],"results":[168],"demonstrate":[169],"that":[170],"has":[173],"gate":[175],"count":[176],"12.9k":[178],"3.1GHz":[183],"highest":[187],"24.8Gb/s":[190],"best":[193],"TSNT":[194],"FoM":[195],"value":[196],"592":[198],"date.":[201]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}