{"id":"https://openalex.org/W3138872823","doi":"https://doi.org/10.1109/tcsii.2021.3068272","title":"Display Stream Compression Decoders for Fine-Grained Many-Core Processor Arrays","display_name":"Display Stream Compression Decoders for Fine-Grained Many-Core Processor Arrays","publication_year":2021,"publication_date":"2021-03-23","ids":{"openalex":"https://openalex.org/W3138872823","doi":"https://doi.org/10.1109/tcsii.2021.3068272","mag":"3138872823"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2021.3068272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3068272","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042362158","display_name":"Shifu Wu","orcid":"https://orcid.org/0000-0003-2583-4442"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shifu Wu","raw_affiliation_strings":["University of California, Davis, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-2583-4442","affiliations":[{"raw_affiliation_string":"University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058921665","display_name":"Bevan Baas","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bevan M. Baas","raw_affiliation_strings":["University of California, Davis, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042362158"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":0.6169,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65232807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"68","issue":"5","first_page":"1730","last_page":"1734"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8337399363517761},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.6338747143745422},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5734155178070068},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5494701862335205},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5382373929023743},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5110129117965698},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4527750611305237},{"id":"https://openalex.org/keywords/media-processor","display_name":"Media processor","score":0.44911301136016846},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.4415300190448761},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4172278940677643},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.411271333694458},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.35271304845809937},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3445664048194885},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3268207311630249},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.2661314904689789},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09923925995826721},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08417338132858276},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07869648933410645},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.07755863666534424}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8337399363517761},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.6338747143745422},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5734155178070068},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5494701862335205},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5382373929023743},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5110129117965698},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4527750611305237},{"id":"https://openalex.org/C52027705","wikidata":"https://www.wikidata.org/wiki/Q6805986","display_name":"Media processor","level":4,"score":0.44911301136016846},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.4415300190448761},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4172278940677643},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.411271333694458},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.35271304845809937},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3445664048194885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3268207311630249},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.2661314904689789},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09923925995826721},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08417338132858276},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07869648933410645},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.07755863666534424},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2021.3068272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2021.3068272","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2016159536","https://openalex.org/W2033140753","https://openalex.org/W2043292349","https://openalex.org/W2140199336","https://openalex.org/W2146395539","https://openalex.org/W2150886171","https://openalex.org/W2248155580","https://openalex.org/W2249152912","https://openalex.org/W2467393770","https://openalex.org/W2511142637","https://openalex.org/W2560428775","https://openalex.org/W2588467645","https://openalex.org/W2613863342","https://openalex.org/W2620564951","https://openalex.org/W2912218401","https://openalex.org/W2919011139","https://openalex.org/W2950758183","https://openalex.org/W3091230993","https://openalex.org/W3118074601","https://openalex.org/W6654625883","https://openalex.org/W6784154909","https://openalex.org/W6787695757"],"related_works":["https://openalex.org/W2146691588","https://openalex.org/W2102312466","https://openalex.org/W2076160492","https://openalex.org/W3195232937","https://openalex.org/W2322069226","https://openalex.org/W4240234987","https://openalex.org/W2139941121","https://openalex.org/W2296161879","https://openalex.org/W3141880600","https://openalex.org/W2132468404"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"two":[3],"software":[4],"Display":[5],"Stream":[6],"Compression":[7],"(DSC)":[8],"video":[9,94],"decoder":[10,144],"designs":[11,128],"for":[12,60],"many-core":[13],"processor":[14],"arrays.":[15],"The":[16,46],"first":[17],"design":[18,48,72],"exploits":[19],"fine-grained":[20],"task-level":[21],"parallelism":[22,56],"and":[23,41,57,78,86,99,112,121,135],"is":[24,36,58,73],"able":[25],"to":[26,75,104,131],"decode":[27,92],"pictures":[28,61],"configured":[29,62],"into":[30,63],"one":[31,68,147],"column":[32],"of":[33,66,70,149],"slices;":[34,67],"it":[35],"implemented":[37,145],"with":[38],"88":[39],"processors":[40,77],"2":[42],"shared":[43,80],"memory":[44,81],"modules.":[45,82],"second":[47,108],"facilitates":[49],"higher":[50,133],"performance":[51],"by":[52],"leveraging":[53],"scalable":[54],"slice-level":[55],"tailored":[59],"multiple":[64],"columns":[65],"implementation":[69],"this":[71],"mapped":[74],"359":[76],"6":[79],"At":[83],"1.75":[84],"GHz":[85],"1.1":[87],"V,":[88],"the":[89],"proposed":[90],"decoders":[91],"1080p":[93],"sequences":[95],"in":[96],"4:2:0,":[97],"4:2:2,":[98],"4:4:4":[100],"pixel":[101,140],"formats-achieving":[102],"up":[103,130],"94.7":[105],"frames":[106],"per":[107,124,139],"(fps),":[109],"95.6":[110],"fps,":[111,114],"47.9":[113],"while":[115],"dissipating":[116],"23.9":[117],"nJ,":[118,120],"26.7":[119],"47.2":[122],"nJ":[123],"pixel,":[125],"respectively.":[126],"Our":[127],"achieve":[129],"159\u00d7":[132],"throughput":[134],"841\u00d7":[136],"lower":[137],"energy":[138],"than":[141],"a":[142],"DSC":[143],"on":[146],"core":[148],"an":[150],"Intel":[151],"i7-7700HQ":[152],"processor.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}