{"id":"https://openalex.org/W3113248553","doi":"https://doi.org/10.1109/tcsii.2020.3044721","title":"Hardware Trojan Designs Based on High-Low Probability and Partitioned Combinational Logic With a Malicious Reset Signal","display_name":"Hardware Trojan Designs Based on High-Low Probability and Partitioned Combinational Logic With a Malicious Reset Signal","publication_year":2020,"publication_date":"2020-12-15","ids":{"openalex":"https://openalex.org/W3113248553","doi":"https://doi.org/10.1109/tcsii.2020.3044721","mag":"3113248553"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2020.3044721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.3044721","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000583035","display_name":"Jiangyi Shi","orcid":"https://orcid.org/0000-0002-8465-9528"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jiangyi Shi","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013303356","display_name":"Xinyuan Zhang","orcid":"https://orcid.org/0000-0001-9860-7369"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinyuan Zhang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100438191","display_name":"Peijun Ma","orcid":"https://orcid.org/0000-0002-7000-4651"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peijun Ma","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029314099","display_name":"Weitao Pan","orcid":"https://orcid.org/0000-0002-6388-5008"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weitao Pan","raw_affiliation_strings":["School of Telecommunications Engineering, Xidian University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Telecommunications Engineering, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100339776","display_name":"Pengfei Li","orcid":"https://orcid.org/0000-0003-1470-0641"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Pengfei Li","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016216366","display_name":"Zhengguang Tang","orcid":"https://orcid.org/0000-0002-5236-9745"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengguang Tang","raw_affiliation_strings":["School of Microelectronics, Xidian University, Xi\u2019an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5000583035"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.9241,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74186992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"68","issue":"6","first_page":"2152","last_page":"2156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.9121336936950684},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7139791250228882},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6471503973007202},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5516676306724548},{"id":"https://openalex.org/keywords/hardware-trojan","display_name":"Hardware Trojan","score":0.5343066453933716},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39999908208847046},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38405337929725647},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3832891285419464},{"id":"https://openalex.org/keywords/trojan","display_name":"Trojan","score":0.3780616819858551},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35754650831222534},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2769925892353058},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.06665658950805664}],"concepts":[{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.9121336936950684},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7139791250228882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6471503973007202},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5516676306724548},{"id":"https://openalex.org/C2780873074","wikidata":"https://www.wikidata.org/wiki/Q5656397","display_name":"Hardware Trojan","level":3,"score":0.5343066453933716},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39999908208847046},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38405337929725647},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3832891285419464},{"id":"https://openalex.org/C174333608","wikidata":"https://www.wikidata.org/wiki/Q19635","display_name":"Trojan","level":2,"score":0.3780616819858551},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35754650831222534},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2769925892353058},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.06665658950805664},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2020.3044721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.3044721","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1546966844","https://openalex.org/W1591013007","https://openalex.org/W2047855165","https://openalex.org/W2084680145","https://openalex.org/W2151668694","https://openalex.org/W2157977768","https://openalex.org/W2207233201","https://openalex.org/W2416737608","https://openalex.org/W2562410774","https://openalex.org/W2943743415","https://openalex.org/W2963784274","https://openalex.org/W3011132670","https://openalex.org/W3016482961","https://openalex.org/W4240101827"],"related_works":["https://openalex.org/W4385434494","https://openalex.org/W3159333627","https://openalex.org/W3004467197","https://openalex.org/W1500594134","https://openalex.org/W2091750459","https://openalex.org/W4328053173","https://openalex.org/W2999465529","https://openalex.org/W3084939900","https://openalex.org/W2382172865","https://openalex.org/W1526642037"],"abstract_inverted_index":{"To":[0],"counteract":[1],"logic-testing":[2],"methods":[3,7],"and":[4,21,40],"trust":[5],"verification":[6],"for":[8],"hardware":[9],"Trojan":[10],"(HT)":[11],"detection,":[12],"two":[13,34],"HT":[14,39,44,87,101],"design":[15],"strategies":[16],"based":[17],"on":[18],"high-low":[19,76],"probability":[20,77,83,147],"partitioned":[22,120],"combinational":[23,91,121],"logic":[24,92,122],"with":[25,69,75,126],"a":[26,36,41,48,127,136],"malicious":[27,128],"reset":[28,43,129,132],"signal":[29,133],"are":[30,45],"proposed.":[31],"Using":[32],"these":[33],"strategies,":[35],"power":[37],"consumption":[38],"forced":[42],"designed":[46,68,74,88],"in":[47],"self-developed":[49],"RISC-V":[50],"processor.":[51],"The":[52,86,104,131],"processor":[53],"is":[54],"implemented":[55],"using":[56,124],"SMIC":[57],"55nm":[58],"CMOS":[59],"technology.":[60],"Experiments":[61],"show":[62],"that,":[63],"compared":[64],"to":[65,102,112],"the":[66,72,81,96,114,117,139,145],"HTs":[67,73],"low-probability":[70],"nets,":[71],"strategy":[78,93],"can":[79,94,106],"reduce":[80],"triggering":[82],"by":[84,89,123],"87.5%.":[85],"partitioning":[90],"increase":[95],"false":[97],"positive":[98],"rate":[99],"of":[100,116,138,148],"40%.":[103],"result":[105],"defeat":[107],"FANCI":[108],"effectively.":[109],"In":[110],"order":[111],"enhance":[113],"stealth":[115],"HTs,":[118],"we":[119],"flip-flops":[125],"signal.":[130],"participates":[134],"as":[135],"part":[137],"trigger":[140,146],"condition,":[141],"which":[142],"significantly":[143],"reduces":[144],"HTs.":[149]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}