{"id":"https://openalex.org/W3093512270","doi":"https://doi.org/10.1109/tcsii.2020.3032632","title":"A Switched Capacitor Memristive Emulator","display_name":"A Switched Capacitor Memristive Emulator","publication_year":2020,"publication_date":"2020-10-21","ids":{"openalex":"https://openalex.org/W3093512270","doi":"https://doi.org/10.1109/tcsii.2020.3032632","mag":"3093512270"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2020.3032632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.3032632","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049547460","display_name":"Galin Svetoslavov","orcid":null},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Galin Svetoslavov","raw_affiliation_strings":["University of the Balearic Islands, Palma, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of the Balearic Islands, Palma, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057751111","display_name":"Oscar Camps","orcid":"https://orcid.org/0000-0003-0068-3422"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Oscar Camps","raw_affiliation_strings":["University of the Balearic Islands, Palma, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of the Balearic Islands, Palma, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035936904","display_name":"Stavros G. Stavrinides","orcid":"https://orcid.org/0000-0001-8484-1402"},"institutions":[{"id":"https://openalex.org/I183898223","display_name":"International Hellenic University","ror":"https://ror.org/00708jp83","country_code":"GR","type":"education","lineage":["https://openalex.org/I183898223"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Stavros G. Stavrinides","raw_affiliation_strings":["School of Science and Technology, International Hellenic University, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Science and Technology, International Hellenic University, Thessaloniki, Greece","institution_ids":["https://openalex.org/I183898223"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069991688","display_name":"Rodrigo Picos","orcid":"https://orcid.org/0000-0002-9167-6422"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rodrigo Picos","raw_affiliation_strings":["University of the Balearic Islands, Palma, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of the Balearic Islands, Palma, Spain","institution_ids":["https://openalex.org/I50441567"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9085,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74458335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"68","issue":"4","first_page":"1463","last_page":"1466"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9376348853111267},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.8617945313453674},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6926977634429932},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6581568717956543},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5088987350463867},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5053587555885315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38104772567749023},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32540684938430786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3107456564903259},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10017204284667969}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9376348853111267},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.8617945313453674},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6926977634429932},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6581568717956543},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5088987350463867},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5053587555885315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38104772567749023},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32540684938430786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3107456564903259},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10017204284667969}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2020.3032632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.3032632","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2466630186","display_name":null,"funder_award_id":"TEC2017-84877-R","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"},{"id":"https://openalex.org/G8111614520","display_name":null,"funder_award_id":"DPI2017-86610-P","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1437632796","https://openalex.org/W1602558726","https://openalex.org/W1717965682","https://openalex.org/W1975229527","https://openalex.org/W1980301972","https://openalex.org/W2007956642","https://openalex.org/W2102879264","https://openalex.org/W2166174518","https://openalex.org/W2280238398","https://openalex.org/W2412195710","https://openalex.org/W2440502436","https://openalex.org/W2519109807","https://openalex.org/W2559673105","https://openalex.org/W2588656065","https://openalex.org/W2592791899","https://openalex.org/W2611311053","https://openalex.org/W2767836899","https://openalex.org/W2795732519","https://openalex.org/W2801248847","https://openalex.org/W3001311810"],"related_works":["https://openalex.org/W4229452466","https://openalex.org/W2966276069","https://openalex.org/W2304829496","https://openalex.org/W2358307108","https://openalex.org/W3031124155","https://openalex.org/W2124313625","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"In":[0,11],"this":[1],"brief,":[2],"we":[3],"propose":[4],"a":[5,18],"mixed-signal":[6],"circuit,":[7],"emulating":[8],"memristive":[9],"behaviour.":[10],"specific,":[12],"the":[13,35,55,60],"design":[14],"and":[15,29],"implementation":[16],"of":[17],"novel,":[19],"low":[20],"cost":[21],"Switched":[22],"Capacitor":[23],"Memristor":[24],"Emulator":[25],"(SCME),":[26],"is":[27],"presented":[28],"studied.":[30],"The":[31],"proposed":[32],"emulator":[33],"utilizes":[34],"well-known":[36],"switched":[37],"capacitor":[38],"technique":[39],"for":[40,53],"controlling":[41],"its":[42,46],"resistivity,":[43],"thus":[44],"creating":[45],"memristance.":[47],"A":[48],"FPGA":[49],"has":[50],"been":[51],"employed":[52],"producing":[54],"necessary":[56],"control":[57],"signals":[58],"according":[59],"emulator's":[61],"governing":[62],"equations.":[63]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
