{"id":"https://openalex.org/W3046369840","doi":"https://doi.org/10.1109/tcsii.2020.3013420","title":"A 9Gb/s Wide Output Range Transmitter With 2D Binary-Segmented Driver and Dual-Loop Calibration for Intra-Panel Interfaces","display_name":"A 9Gb/s Wide Output Range Transmitter With 2D Binary-Segmented Driver and Dual-Loop Calibration for Intra-Panel Interfaces","publication_year":2020,"publication_date":"2020-07-31","ids":{"openalex":"https://openalex.org/W3046369840","doi":"https://doi.org/10.1109/tcsii.2020.3013420","mag":"3046369840"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2020.3013420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.3013420","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023903086","display_name":"Yong-Un Jeong","orcid":"https://orcid.org/0000-0003-0472-0542"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Yong-Un Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100740583","display_name":"Jihwan Park","orcid":"https://orcid.org/0000-0003-2997-3474"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]},{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Jihwan Park","raw_affiliation_strings":["Department of DRAM Design, SK Hynix, Icheon, South Korea","[Department of DRAM Design, SK Hynix, Icheon, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of DRAM Design, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I10654025"]},{"raw_affiliation_string":"[Department of DRAM Design, SK Hynix, Icheon, South Korea]","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011378967","display_name":"Mino Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]},{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Mino Kim","raw_affiliation_strings":["Department of DRAM Design, SK Hynix, Icheon, South Korea","[Department of DRAM Design, SK Hynix, Icheon, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of DRAM Design, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I10654025"]},{"raw_affiliation_string":"[Department of DRAM Design, SK Hynix, Icheon, South Korea]","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045809760","display_name":"Joo\u2010Hyung Chae","orcid":"https://orcid.org/0000-0001-6354-5612"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]},{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Joo-Hyung Chae","raw_affiliation_strings":["Department of DRAM Design, SK Hynix, Icheon, South Korea","[Department of DRAM Design, SK Hynix, Icheon, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of DRAM Design, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I10654025"]},{"raw_affiliation_string":"[Department of DRAM Design, SK Hynix, Icheon, South Korea]","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016065904","display_name":"Jaekwang Yun","orcid":"https://orcid.org/0009-0000-0460-4686"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaekwang Yun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069580722","display_name":"Hyunjoong Lee","orcid":"https://orcid.org/0000-0002-9678-7201"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunjoong Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080332152","display_name":"Suhwan Kim","orcid":"https://orcid.org/0000-0001-9107-2963"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suhwan Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5023903086"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.518,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.64906524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"67","issue":"9","first_page":"1589","last_page":"1593"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.796910285949707},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.7071101069450378},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.6243735551834106},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6210894584655762},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5888187289237976},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4981975555419922},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.49673992395401},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4855923056602478},{"id":"https://openalex.org/keywords/binary-search-algorithm","display_name":"Binary search algorithm","score":0.4732012450695038},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4644952118396759},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.41940248012542725},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4164700508117676},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4002685248851776},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38221779465675354},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.24546778202056885},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2391575276851654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23790326714515686},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12373596429824829},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08390277624130249}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.796910285949707},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.7071101069450378},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.6243735551834106},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6210894584655762},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5888187289237976},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4981975555419922},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.49673992395401},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4855923056602478},{"id":"https://openalex.org/C121610932","wikidata":"https://www.wikidata.org/wiki/Q243754","display_name":"Binary search algorithm","level":3,"score":0.4732012450695038},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4644952118396759},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.41940248012542725},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4164700508117676},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4002685248851776},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38221779465675354},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24546778202056885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2391575276851654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23790326714515686},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12373596429824829},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08390277624130249},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2020.3013420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.3013420","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G49742069","display_name":null,"funder_award_id":"10080570","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1551927311","https://openalex.org/W1969772984","https://openalex.org/W1993863399","https://openalex.org/W2094060435","https://openalex.org/W2133612372","https://openalex.org/W2165057014","https://openalex.org/W2344150618","https://openalex.org/W2571614890","https://openalex.org/W2626565255","https://openalex.org/W2685325517","https://openalex.org/W2728352738","https://openalex.org/W2807041368","https://openalex.org/W2893811807","https://openalex.org/W2901891851","https://openalex.org/W2902694548"],"related_works":["https://openalex.org/W2355663289","https://openalex.org/W2106913410","https://openalex.org/W4380372336","https://openalex.org/W2354248671","https://openalex.org/W2359134391","https://openalex.org/W1965937483","https://openalex.org/W2009135099","https://openalex.org/W2063436742","https://openalex.org/W2058551109","https://openalex.org/W3046369840"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,13,83,133,138],"9Gb/s":[4,136],"transmitter":[5,26,67],"for":[6,28,56,75],"intra-panel":[7],"interfaces,":[8],"with":[9,137],"dual-loop":[10,18],"calibration":[11,19],"and":[12,38,48,53,59,107,124],"2D":[14,42],"binary-segmented":[15,43],"driver.":[16],"The":[17,41,66],"during":[20],"the":[21,25,29,73,76],"training":[22],"period":[23],"compensates":[24],"output":[27,51,74,109],"variations":[30],"in":[31,82],"operating":[32],"conditions":[33],"such":[34],"as":[35],"supply":[36,122],"voltage":[37,102,110,123],"reference":[39,125],"current.":[40],"driver":[44],"provides":[45,94],"wide":[46],"range":[47],"high":[49],"resolution":[50],"characteristics,":[52],"independent":[54],"adjustments":[55],"VOD,":[57],"VCM":[58],"FFE":[60,95],"strength":[61,96],"while":[62],"maintaining":[63],"signal":[64],"integrity.":[65],"reduces":[68],"power":[69],"consumption":[70],"by":[71,117],"optimizing":[72],"channel.":[77],"A":[78],"prototype":[79],"chip,":[80],"fabricated":[81],"55nm":[84],"CMOS":[85],"process,":[86],"occupies":[87],"0.057mm":[88],"<sup":[89],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[90],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[91],".":[92],"It":[93,128],"from":[97,103,111],"0dB":[98],"to":[99,105,113],"26.4dB,":[100],"common-mode":[101],"260mV":[104],"690mV,":[106],"differential":[108],"100mVppd":[112],"1200mVppd,":[114],"which":[115],"varies":[116],"less":[118],"than":[119],"4%":[120],"across":[121],"current":[126],"variations.":[127],"also":[129],"consumes":[130],"36mW":[131],"at":[132],"data-rate":[134],"of":[135],"1.2V":[139],"supply.":[140]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}