{"id":"https://openalex.org/W3001565362","doi":"https://doi.org/10.1109/tcsii.2020.2968499","title":"Modular Pipeline Architecture for Accelerating Join Operation in RDBMS","display_name":"Modular Pipeline Architecture for Accelerating Join Operation in RDBMS","publication_year":2020,"publication_date":"2020-01-21","ids":{"openalex":"https://openalex.org/W3001565362","doi":"https://doi.org/10.1109/tcsii.2020.2968499","mag":"3001565362"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2020.2968499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.2968499","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074118437","display_name":"Weijie Chen","orcid":"https://orcid.org/0000-0001-5899-6064"},"institutions":[{"id":"https://openalex.org/I168879160","display_name":"Zhejiang University of Science and Technology","ror":"https://ror.org/05mx0wr29","country_code":"CN","type":"education","lineage":["https://openalex.org/I168879160"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Weijie Chen","raw_affiliation_strings":["Department of Instrument Science and Technology, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Department of Instrument Science and Technology, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I168879160"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100359316","display_name":"Weijun Li","orcid":"https://orcid.org/0000-0002-8401-7699"},"institutions":[{"id":"https://openalex.org/I159389169","display_name":"Ningbo University of Technology","ror":"https://ror.org/037dym702","country_code":"CN","type":"education","lineage":["https://openalex.org/I159389169"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weijun Li","raw_affiliation_strings":["Ningbo Institute of Technology, Zhejiang University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"Ningbo Institute of Technology, Zhejiang University, Ningbo, China","institution_ids":["https://openalex.org/I159389169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043895556","display_name":"Feng Yu","orcid":"https://orcid.org/0000-0002-9740-2537"},"institutions":[{"id":"https://openalex.org/I168879160","display_name":"Zhejiang University of Science and Technology","ror":"https://ror.org/05mx0wr29","country_code":"CN","type":"education","lineage":["https://openalex.org/I168879160"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Yu","raw_affiliation_strings":["Department of Instrument Science and Technology, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Department of Instrument Science and Technology, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I168879160"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074118437"],"corresponding_institution_ids":["https://openalex.org/I168879160"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.01872822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"67","issue":"11","first_page":"2662","last_page":"2666"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10317","display_name":"Advanced Database Systems and Queries","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tuple","display_name":"Tuple","score":0.9278395771980286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7612611055374146},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6564866304397583},{"id":"https://openalex.org/keywords/join","display_name":"Join (topology)","score":0.5719984769821167},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.556365430355072},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5337966680526733},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4906669855117798},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.44423583149909973},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4296424984931946},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4137059152126312},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.259376585483551},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21272560954093933},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18021145462989807},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1758936047554016},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1288224160671234}],"concepts":[{"id":"https://openalex.org/C118930307","wikidata":"https://www.wikidata.org/wiki/Q600590","display_name":"Tuple","level":2,"score":0.9278395771980286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7612611055374146},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6564866304397583},{"id":"https://openalex.org/C2776124973","wikidata":"https://www.wikidata.org/wiki/Q3183033","display_name":"Join (topology)","level":2,"score":0.5719984769821167},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.556365430355072},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5337966680526733},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4906669855117798},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.44423583149909973},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4296424984931946},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4137059152126312},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.259376585483551},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21272560954093933},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18021145462989807},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1758936047554016},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1288224160671234},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2020.2968499","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.2968499","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.5400000214576721,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2022361942","https://openalex.org/W2059681118","https://openalex.org/W2108907376","https://openalex.org/W2114965603","https://openalex.org/W2120276090","https://openalex.org/W2125529470","https://openalex.org/W2143909327","https://openalex.org/W2286264920","https://openalex.org/W2508516675","https://openalex.org/W2589156932","https://openalex.org/W2623697208","https://openalex.org/W2733107613","https://openalex.org/W2777015551","https://openalex.org/W2803518486","https://openalex.org/W2995804403"],"related_works":["https://openalex.org/W4205996836","https://openalex.org/W3214148052","https://openalex.org/W2151692181","https://openalex.org/W2093960938","https://openalex.org/W4245395944","https://openalex.org/W2807741550","https://openalex.org/W794462722","https://openalex.org/W2029625042","https://openalex.org/W2143551613","https://openalex.org/W1979740464"],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3,8,14,46,71,85,129,178],"join":[4,33,49,72,82,165],"algorithm":[5,12],"based":[6],"on":[7,41,177],"top":[9],"k-sorter.":[10],"The":[11,57,81,147,158],"applies":[13],"filter":[15,105],"to":[16,102],"remove":[17],"tuples":[18,92,107,123,141],"having":[19],"no":[20],"potential":[21],"matches":[22],"with":[23,76,96,119],"the":[24,28,61,66,89,94,106,109,120,138,153,163],"aim":[25],"of":[26,30,60,93,108,115,142,152],"reducing":[27],"number":[29],"comparisons":[31],"during":[32],"operations":[34],"between":[35,74],"two":[36,154],"tables":[37,75,155],"(Ta,":[38],"Tb).":[39],"Based":[40],"this":[42],"algorithm,":[43],"we":[44],"designed":[45],"modular":[47],"pipeline":[48],"architecture":[50,62,166],"that":[51,70,162],"comprises":[52],"k":[53,90,121,139],"cascaded":[54],"processing":[55],"units.":[56],"resource":[58,170],"consumption":[59],"is":[63,79,117,132,167],"unaffected":[64],"by":[65],"table":[67,95,111],"size":[68,98],"such":[69],"operation":[73],"arbitrary":[77],"sizes":[78],"supported.":[80],"process":[83],"includes":[84],"loop":[86,148],"in":[87,124],"which":[88],"\u201clargest\u201d":[91],"smaller":[97],"(Ta)":[99],"are":[100,144],"identified":[101],"match":[103],"and":[104,126],"other":[110],"(Tb).":[112],"Each":[113],"tuple":[114,131],"Tb":[116],"compared":[118],"largest":[122,140],"turn":[125],"discarded":[127],"if":[128],"\u201csmaller\u201d":[130],"encountered.":[133],"After":[134],"each":[135],"iterative":[136],"cycle,":[137],"Ta":[143],"also":[145,173],"removed.":[146],"terminates":[149],"once":[150],"either":[151],"becomes":[156],"empty.":[157],"experimental":[159],"results":[160],"show":[161],"proposed":[164],"not":[168],"only":[169],"efficient":[171],"but":[172],"achieves":[174],"high":[175],"throughput":[176],"state-of-the-art":[179],"Field":[180],"Programmable":[181],"Gate":[182],"Array":[183],"(FPGA).":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}