{"id":"https://openalex.org/W2999411886","doi":"https://doi.org/10.1109/tcsii.2020.2964908","title":"Fast Digital Clock Calibration of a Differential 6.4 Gb/s/pin Bidirectional Asymmetric Memory Interface","display_name":"Fast Digital Clock Calibration of a Differential 6.4 Gb/s/pin Bidirectional Asymmetric Memory Interface","publication_year":2020,"publication_date":"2020-01-08","ids":{"openalex":"https://openalex.org/W2999411886","doi":"https://doi.org/10.1109/tcsii.2020.2964908","mag":"2999411886"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2020.2964908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.2964908","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027557514","display_name":"Nico Angeli","orcid":"https://orcid.org/0000-0002-7731-9859"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Nico Angeli","raw_affiliation_strings":["Integrated Electronic Systems, TU Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems, TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Integrated Electronic Systems, TU Darmstadt, Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems, TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027557514"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0051259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"67","issue":"11","first_page":"2387","last_page":"2391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6522269248962402},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5328106880187988},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5042084455490112},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48806655406951904},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4781535565853119},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.46361714601516724},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4377232789993286},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.4244995713233948},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4168342053890228},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3266759514808655},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18774157762527466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11311149597167969},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.08550578355789185}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6522269248962402},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5328106880187988},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5042084455490112},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48806655406951904},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4781535565853119},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.46361714601516724},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4377232789993286},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.4244995713233948},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4168342053890228},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3266759514808655},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18774157762527466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11311149597167969},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.08550578355789185},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2020.2964908","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2020.2964908","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:122505","is_oa":false,"landing_page_url":"https://ieeexplore.ieee.org/document/8952607","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Artikel"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6116852188","display_name":null,"funder_award_id":"DFG 269885131","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1806144281","https://openalex.org/W1986315961","https://openalex.org/W2012162936","https://openalex.org/W2023763413","https://openalex.org/W2101853659","https://openalex.org/W2164188348","https://openalex.org/W2790333238","https://openalex.org/W2802255811","https://openalex.org/W2943724488"],"related_works":["https://openalex.org/W2783437851","https://openalex.org/W4249165909","https://openalex.org/W1672137312","https://openalex.org/W1650483958","https://openalex.org/W4240935863","https://openalex.org/W2320869333","https://openalex.org/W1924731896","https://openalex.org/W2115569193","https://openalex.org/W2161127017","https://openalex.org/W4360897432"],"abstract_inverted_index":{"A":[0,88],"differential":[1],"6.4":[2],"Gb/s/pin":[3],"bidirectional":[4],"asymmetric":[5],"memory":[6,103],"interface":[7,28],"with":[8],"a":[9,47,65,99,102,108],"fast":[10],"all-digital":[11],"clock":[12,19,44,66,85],"calibration":[13,20],"method":[14],"is":[15,53,68,73,139],"presented.":[16],"The":[17,115,129],"proposed":[18],"reduces":[21],"the":[22,27,31,38,42,57,60,84,134],"link":[23],"training":[24,120],"time":[25],"of":[26],"compared":[29],"to":[30,40,55,82,95],"conventional":[32],"data":[33],"eye":[34],"detection":[35],"by":[36],"eliminating":[37],"need":[39],"sweep":[41],"receiver":[43],"phase.":[45],"Instead":[46],"scalable":[48],"synthesized":[49],"phase-to-digital":[50],"converter":[51],"(PDC)":[52],"used":[54],"measure":[56],"offset":[58],"from":[59],"ideal":[61],"90\u00b0":[62],"shift":[63],"while":[64],"pattern":[67],"transmitted.":[69],"Phase":[70],"interpolator":[71],"nonlinearity":[72],"compensated":[74],"in":[75,80,107,136],"an":[76],"additional":[77,130],"adjustment":[78],"step":[79],"order":[81],"minimize":[83],"centering":[86],"error.":[87],"prototype":[89],"ASIC":[90],"which":[91],"can":[92],"be":[93],"configured":[94],"act":[96],"as":[97],"either":[98],"controller":[100],"or":[101],"device":[104],"was":[105],"fabricated":[106],"65":[109],"nm":[110],"CMOS":[111],"process":[112],"and":[113,118,125],"tested.":[114],"measured":[116],"read":[117],"write":[119],"durations":[121],"are":[122],"3.1":[123],"\u03bcs":[124],"3.3":[126],"\u03bcs,":[127],"respectively.":[128],"area":[131],"required":[132],"for":[133],"PDC":[135],"each":[137],"transceiver":[138],"0.004":[140],"mm":[141],"<sup":[142],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[144],".":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-02-26T08:16:20.718346","created_date":"2025-10-10T00:00:00"}