{"id":"https://openalex.org/W2995685094","doi":"https://doi.org/10.1109/tcsii.2019.2959573","title":"Design and Realization of High-Speed Low-Noise Multi-Loop Skew-Based ROs Optimized for Even/Odd Multi-Phase Signals","display_name":"Design and Realization of High-Speed Low-Noise Multi-Loop Skew-Based ROs Optimized for Even/Odd Multi-Phase Signals","publication_year":2019,"publication_date":"2019-12-13","ids":{"openalex":"https://openalex.org/W2995685094","doi":"https://doi.org/10.1109/tcsii.2019.2959573","mag":"2995685094"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2959573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2959573","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035820452","display_name":"Neeraj Mishra","orcid":"https://orcid.org/0000-0003-3276-3777"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeraj Mishra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0003-3276-3777","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068791680","display_name":"Lalit Mohan Dani","orcid":"https://orcid.org/0000-0002-1018-0290"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lalit M. Dani","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-1018-0290","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021933784","display_name":"Kunal Sanvaniya","orcid":"https://orcid.org/0000-0002-1207-3413"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kunal Sanvaniya","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-1207-3413","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064560509","display_name":"Sudeb Dasgupta","orcid":"https://orcid.org/0000-0002-4044-1594"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Dasgupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-4044-1594","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101527370","display_name":"Supriyo Chakraborty","orcid":"https://orcid.org/0009-0003-7263-7991"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Chakraborty","raw_affiliation_strings":["IBM Watson Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Watson Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India"],"raw_orcid":"https://orcid.org/0000-0002-3986-3730","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, IIT Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3633,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.63016319,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"67","issue":"11","first_page":"2352","last_page":"2356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7855210304260254},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7655507326126099},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7395398020744324},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6885536909103394},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6014479398727417},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5339224338531494},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5232866406440735},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5178189873695374},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5055179595947266},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.45394590497016907},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44778972864151},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4275496006011963},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.41732436418533325},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3767050802707672},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33734509348869324},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3337614834308624},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25328558683395386},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14720308780670166},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1302579939365387}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7855210304260254},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7655507326126099},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7395398020744324},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6885536909103394},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6014479398727417},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5339224338531494},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5232866406440735},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5178189873695374},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5055179595947266},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.45394590497016907},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44778972864151},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4275496006011963},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.41732436418533325},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3767050802707672},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33734509348869324},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3337614834308624},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25328558683395386},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14720308780670166},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1302579939365387},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2019.2959573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2959573","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1994625839","https://openalex.org/W2038555165","https://openalex.org/W2096434843","https://openalex.org/W2108324407","https://openalex.org/W2109091204","https://openalex.org/W2112066997","https://openalex.org/W2132542265","https://openalex.org/W2146003641","https://openalex.org/W2160721146","https://openalex.org/W2169411838","https://openalex.org/W2945971982"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2745127909","https://openalex.org/W2537099411","https://openalex.org/W2122439617","https://openalex.org/W3104408177","https://openalex.org/W2947980285"],"abstract_inverted_index":{"This":[0,69],"brief":[1],"presents":[2],"a":[3,46,52,56,76,111,118,199,239],"general":[4],"approach":[5],"for":[6,50,198],"generating":[7],"high-frequency":[8],"multiphase":[9],"signals":[10],"(even/odd),":[11],"low":[12,15],"phase":[13,113,201],"noise,":[14],"power,":[16],"and":[17,36,110,133,144,203,215],"reduced":[18],"supply":[19,220],"sensitivity":[20,221],"ring":[21,31],"oscillators":[22,32],"(ROs).":[23],"For":[24],"the":[25,61,64,84,89,98,130,152,165,169,173,192,206,230],"same,":[26],"multi-loop":[27],"skew":[28,77,134],"based":[29,44],"single-ended":[30,106],"(MSSROs)":[33],"are":[34,66,93],"designed":[35],"systematic":[37],"analysis":[38],"is":[39,43,81,126,139],"performed.":[40],"The":[41,136,159,235],"topology":[42],"on":[45,164],"unique":[47,70],"feedback/feed-forward":[48],"mechanism":[49],"realizing":[51],"fast":[53],"loop":[54],"in":[55,72,75,141,191,229],"long":[57],"chain":[58],"RO":[59],"wherein":[60],"PMOS/NMOS":[62,87],"of":[63,86,91,104,121,151,167,172,186],"stages":[65,92,122],"separately":[67],"driven.":[68],"connection":[71],"MSSROs":[73,96,174,207],"results":[74],"offset":[78],"(negative/positive/zero)":[79],"which":[80],"generated":[82],"between":[83],"inputs":[85],"as":[88,222],"number":[90,120,166],"increased.":[94],"Therefore,":[95],"provide":[97],"time":[99],"period":[100],"equal":[101],"to":[102,128,181,217,224,245],"that":[103],"3-stage":[105,188,226],"conventional":[107],"ROs":[108],"(SCRO)":[109],"better":[112,240],"noise":[114,202],"(7\u201311%)":[115],"even":[116],"with":[117],"larger":[119],"(even/odd).":[123],"A":[124],"model":[125],"developed":[127],"predict":[129],"oscillation":[131],"frequency":[132,171],"offset.":[135],"proposed":[137,153],"methodology":[138],"validated":[140],"commercial":[142],"65nm":[143],"180nm":[145,193,231],"CMOS":[146,157,195,233],"technologies,":[147],"also":[148,237],"indicating":[149],"scalability":[150],"designs":[154],"at":[155],"scaled":[156],"nodes.":[158],"simulations":[160],"show":[161],"that,":[162],"depending":[163],"stages,":[168],"operating":[170],"varies":[175],"from":[176],"\u221225":[177],"(\u221211)":[178],"%":[179,184,212],"(positive-skew)":[180],"+16":[182],"(13)":[183],"(negative-skew)":[185],"its":[187,225],"SCRO":[189,227],"counterparts":[190,228],"(65nm)":[194,232],"technology.":[196,234],"Moreover,":[197],"target":[200],"center":[204],"frequency,":[205],"consume":[208],"about":[209],"8\u201330":[210],"(5\u201323)":[211],"lower":[213,219],"power":[214],"up":[216],"8%":[218],"compared":[223,244],"MSSRO":[236],"has":[238],"PVT":[241],"variation":[242],"tolerance":[243],"SCRO.":[246]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}