{"id":"https://openalex.org/W2992657219","doi":"https://doi.org/10.1109/tcsii.2019.2957042","title":"A 0.45 pJ/b, 6.4 Gb/s Forwarded-Clock Receiver With DLL-Based Self-Tracking Loop for Unmatched Memory Interfaces","display_name":"A 0.45 pJ/b, 6.4 Gb/s Forwarded-Clock Receiver With DLL-Based Self-Tracking Loop for Unmatched Memory Interfaces","publication_year":2019,"publication_date":"2019-12-02","ids":{"openalex":"https://openalex.org/W2992657219","doi":"https://doi.org/10.1109/tcsii.2019.2957042","mag":"2992657219"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2957042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2957042","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037536146","display_name":"Soyeong Shin","orcid":"https://orcid.org/0000-0002-6439-4825"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soyeong Shin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6439-4825","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024718349","display_name":"Han-Gon Ko","orcid":"https://orcid.org/0000-0001-5184-3321"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Han-Gon Ko","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-5184-3321","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000319707","display_name":"Chan\u2010Ho Kye","orcid":"https://orcid.org/0000-0001-9519-6701"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chan-Ho Kye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066470707","display_name":"Sang\u2010Yoon Lee","orcid":"https://orcid.org/0000-0002-0032-1440"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sang-Yoon Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-0032-1440","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016065904","display_name":"Jaekwang Yun","orcid":"https://orcid.org/0009-0000-0460-4686"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaekwang Yun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051717209","display_name":"Doobock Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Doobock Lee","raw_affiliation_strings":["DRAM Interface Design, SK Hynix, Icheon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Interface Design, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082816998","display_name":"Hae-Kang Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hae-Kang Jung","raw_affiliation_strings":["DRAM Interface Design, SK Hynix, Icheon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DRAM Interface Design, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080332152","display_name":"Suhwan Kim","orcid":"https://orcid.org/0000-0001-9107-2963"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suhwan Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-9107-2963","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-0436-703X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2422,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.5740598,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"67","issue":"10","first_page":"1814","last_page":"1818"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6841156482696533},{"id":"https://openalex.org/keywords/tracking","display_name":"Tracking (education)","score":0.5369088649749756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4873267114162445},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.47646641731262207},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.46032845973968506},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4256572425365448},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3846929371356964},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34936386346817017},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2652205526828766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17233148217201233},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10069727897644043}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6841156482696533},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.5369088649749756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4873267114162445},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.47646641731262207},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.46032845973968506},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4256572425365448},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3846929371356964},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34936386346817017},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2652205526828766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17233148217201233},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10069727897644043},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C19417346","wikidata":"https://www.wikidata.org/wiki/Q7922","display_name":"Pedagogy","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2019.2957042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2957042","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320317879","display_name":"SK Hynix","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W571334640","https://openalex.org/W946405948","https://openalex.org/W1981500232","https://openalex.org/W1989046774","https://openalex.org/W2033219015","https://openalex.org/W2098297987","https://openalex.org/W2292453267","https://openalex.org/W2400828712","https://openalex.org/W2512089255","https://openalex.org/W2966483591","https://openalex.org/W6675125376"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W24774503","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2014821076","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2464627195","https://openalex.org/W2084086966","https://openalex.org/W2171986175"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,11,37,45,60,71],"power-":[4],"and":[5,90,139],"area-efficient":[6],"forwarded-clock":[7],"(FC)":[8],"receiver":[9,82,158],"with":[10,59],"delay-locked":[12],"loop":[13,16,28],"(DLL)-based":[14],"self-tracking":[15,27],"for":[17,44],"unmatched":[18],"memory":[19,67],"interfaces.":[20],"In":[21],"the":[22,26,66,86,91,106,119,129,134,143,149,155],"proposed":[23,41,80,156],"FC":[24,81,157],"receiver,":[25],"is":[29,83,98,111],"composed":[30],"of":[31,65,116,136,152,163],"two-stage":[32],"cascaded":[33],"DLLs":[34],"to":[35,69],"support":[36],"burst":[38],"mode.":[39],"The":[40,79],"scheme":[42],"compensates":[43],"delay":[46,76],"drift":[47],"neither":[48],"by":[49,56],"relying":[50],"on":[51],"data":[52,72,150],"(DQ)":[53],"transitions":[54],"nor":[55],"re-training":[57],"but":[58],"<italic":[61,107],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[62,102,108],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">write</i>":[63,109],"training":[64,110,144],"controller":[68],"fine-tune":[70],"strobe":[73],"(DQS)":[74],"path":[75],"through":[77],"DLLs.":[78],"fabricated":[84],"in":[85,133],"65-nm":[87],"CMOS":[88],"technology":[89],"active":[92],"area":[93],"including":[94],"4":[95],"DQ":[96],"lanes":[97],"0.0329":[99],"mm":[100],"<sup":[101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[103],".":[104],"After":[105],"completed":[112],"at":[113],"supply":[114,130],"voltage":[115,131],"1":[117,146],"V,":[118],"measured":[120],"timing":[121],"margin":[122],"remains":[123],"larger":[124],"than":[125],"0.31":[126],"UI":[127],"when":[128],"drifts":[132],"range":[135],"0.94":[137],"V":[138,141],"1.06":[140],"from":[142],"voltage,":[145],"V.":[147],"At":[148],"rate":[151],"6.4":[153],"Gb/s,":[154],"achieves":[159],"an":[160],"energy":[161],"efficiency":[162],"0.45":[164],"pJ/bit.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}