{"id":"https://openalex.org/W2984471718","doi":"https://doi.org/10.1109/tcsii.2019.2953207","title":"Efficient VLSI Architectures for Coupled-Layered Regenerating Codes","display_name":"Efficient VLSI Architectures for Coupled-Layered Regenerating Codes","publication_year":2019,"publication_date":"2019-11-12","ids":{"openalex":"https://openalex.org/W2984471718","doi":"https://doi.org/10.1109/tcsii.2019.2953207","mag":"2984471718"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2953207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2953207","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063673084","display_name":"Xinmiao Zhang","orcid":"https://orcid.org/0000-0002-8289-2377"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinmiao Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ohio State University, Columbus, USA"],"raw_orcid":"https://orcid.org/0000-0002-8289-2377","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ohio State University, Columbus, USA","institution_ids":["https://openalex.org/I52357470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033531436","display_name":"Zhenshan Xie","orcid":"https://orcid.org/0000-0003-1594-4891"},"institutions":[{"id":"https://openalex.org/I52357470","display_name":"The Ohio State University","ror":"https://ror.org/00rs6vg23","country_code":"US","type":"education","lineage":["https://openalex.org/I52357470"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhenshan Xie","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ohio State University, Columbus, USA"],"raw_orcid":"https://orcid.org/0000-0003-1594-4891","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ohio State University, Columbus, USA","institution_ids":["https://openalex.org/I52357470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52357470"],"apc_list":null,"apc_paid":null,"fwci":0.3121,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67417431,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"67","issue":"10","first_page":"1869","last_page":"1873"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9739000201225281,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6361950635910034},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6092801094055176},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.5214459300041199},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49853968620300293},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4864044189453125},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47699907422065735},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4621243476867676},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4126392602920532},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3845137059688568},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33213353157043457},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23145219683647156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22501340508460999},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1862066090106964},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1285114586353302}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6361950635910034},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6092801094055176},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.5214459300041199},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49853968620300293},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4864044189453125},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47699907422065735},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4621243476867676},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4126392602920532},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3845137059688568},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33213353157043457},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23145219683647156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22501340508460999},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1862066090106964},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1285114586353302},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2019.2953207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2953207","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W188037868","https://openalex.org/W1997044393","https://openalex.org/W2061649200","https://openalex.org/W2167720990","https://openalex.org/W2295075181","https://openalex.org/W2518008359","https://openalex.org/W2520806426","https://openalex.org/W2788656564","https://openalex.org/W2884561339","https://openalex.org/W3099359379","https://openalex.org/W3100004208","https://openalex.org/W6607700905","https://openalex.org/W6748437547"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W1976665945","https://openalex.org/W3016208414","https://openalex.org/W2104790384","https://openalex.org/W4390516098","https://openalex.org/W2123642381"],"abstract_inverted_index":{"To":[0],"enable":[1],"the":[2,37,81,88,95,104,115,121],"continued":[3],"scaling":[4],"of":[5,78],"distributed":[6],"storage,":[7],"failure":[8],"recovery":[9],"schemes":[10],"that":[11],"have":[12,25,42],"low":[13,16,47],"latency":[14],"and":[15,55,61,72,109,117],"redundancy":[17],"are":[18],"indispensable.":[19],"Minimum":[20],"storage":[21],"regenerating":[22],"(MSR)":[23],"codes":[24,41],"been":[26],"developed":[27],"to":[28,33],"achieve":[29,107],"this":[30],"goal.":[31],"Compared":[32],"other":[34],"MSR":[35],"codes,":[36],"recent":[38],"coupled-layered":[39],"(Clay)":[40],"many":[43],"advantages":[44],"such":[45],"as":[46],"sub-packetization":[48],"level,":[49],"small":[50],"finite":[51,79],"field":[52],"for":[53,69],"construction,":[54],"uniform":[56],"repair":[57],"bandwidth":[58],"over":[59],"data":[60],"parities.":[62],"This":[63],"brief":[64],"proposes":[65],"efficient":[66],"VLSI":[67],"architectures":[68],"Clay":[70,101],"encoder":[71,116],"decoder.":[73],"Through":[74],"exploiting":[75],"subfield":[76],"elements":[77],"fields,":[80],"logic":[82,111],"complexity":[83,112],"is":[84,91],"substantially":[85],"lowered.":[86],"Additionally,":[87],"buffer":[89],"size":[90],"reduced":[92],"by":[93],"optimizing":[94],"coupling":[96],"scheme.":[97],"For":[98],"an":[99],"example":[100],"code":[102],"with$(n,k)=(6,4)$,":[103],"proposed":[105],"designs":[106],"12%":[108],"24%":[110],"reduction":[113],"on":[114],"decoder,":[118],"respectively,":[119],"under":[120],"same":[122],"timing":[123],"constraint.":[124]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}