{"id":"https://openalex.org/W2959661790","doi":"https://doi.org/10.1109/tcsii.2019.2928789","title":"Analysis and Design of an All-Digital \u2206\u03a3 TDC via Time-Mode Signal Processing","display_name":"Analysis and Design of an All-Digital \u2206\u03a3 TDC via Time-Mode Signal Processing","publication_year":2019,"publication_date":"2019-07-15","ids":{"openalex":"https://openalex.org/W2959661790","doi":"https://doi.org/10.1109/tcsii.2019.2928789","mag":"2959661790"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2928789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2928789","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100698597","display_name":"Fei Yuan","orcid":"https://orcid.org/0000-0001-7758-5455"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Fei Yuan","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067036763","display_name":"Parth Parekh","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Parth Parekh","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100698597"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":1.9076,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.86321067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"67","issue":"6","first_page":"994","last_page":"998"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.7604562640190125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6931667923927307},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6685479283332825},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6494118571281433},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5806260704994202},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5106340050697327},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.487080842256546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4523825943470001},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4246801733970642},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.41575223207473755},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35033607482910156},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.3178175687789917},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1842283010482788},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14400380849838257},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1020529568195343}],"concepts":[{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.7604562640190125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6931667923927307},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6685479283332825},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6494118571281433},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5806260704994202},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5106340050697327},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.487080842256546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4523825943470001},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4246801733970642},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.41575223207473755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35033607482910156},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.3178175687789917},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1842283010482788},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14400380849838257},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1020529568195343}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2019.2928789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2928789","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1713446188","https://openalex.org/W2026862514","https://openalex.org/W2094282675","https://openalex.org/W2096299759","https://openalex.org/W2108324407","https://openalex.org/W2153293882","https://openalex.org/W2157194265","https://openalex.org/W2611384543","https://openalex.org/W2781925214","https://openalex.org/W2902288217","https://openalex.org/W3203011645","https://openalex.org/W4285719527","https://openalex.org/W6674652224"],"related_works":["https://openalex.org/W1994468577","https://openalex.org/W2487274941","https://openalex.org/W2138817096","https://openalex.org/W2759627086","https://openalex.org/W4386634178","https://openalex.org/W3157200328","https://openalex.org/W1974975542","https://openalex.org/W2395805145","https://openalex.org/W2979634977","https://openalex.org/W2850651093"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"an":[3],"all-digital":[4],"first-order":[5],"1-bit":[6],"\u0394\u03a3":[7],"time-to-digital":[8],"converter":[9],"(TDC)":[10],"using":[11,21,77],"a":[12,22,69],"time-mode":[13],"signal":[14],"processing":[15],"approach.":[16],"Time":[17],"integration":[18],"is":[19,49,62,66,117],"performed":[20],"bidirectional":[23],"gated":[24],"delay":[25],"line.":[26],"The":[27,38,64,112],"nonlinearity":[28],"and":[29,75,97],"timing":[30],"errors":[31],"of":[32,40,46,59,94,99,114],"the":[33,44,47,57,90,115],"time":[34,42],"integrator":[35],"are":[36],"analyzed.":[37,50],"impact":[39,58],"feedback":[41],"on":[43],"performance":[45],"TDC":[48,65,91,116],"A":[51],"design":[52],"methodology":[53],"effective":[54],"in":[55,68],"minimizing":[56],"process":[60],"uncertainty":[61],"developed.":[63],"designed":[67],"TSMC":[70],"130-nm":[71],"1.2-V":[72],"CMOS":[73],"technology":[74],"analyzed":[76],"Spectre":[78],"from":[79],"Cadence":[80],"Design":[81],"Systems":[82],"with":[83],"BSIM4":[84],"device":[85],"models.":[86],"Simulation":[87],"results":[88],"show":[89],"offers":[92],"SNDR":[93],"50.0":[95],"dB":[96],"ENOB":[98],"8.0":[100],"over":[101],"731-kHz":[102],"bandwidth":[103],"at":[104],"33-MHz":[105],"sampling":[106],"frequency":[107],"while":[108],"consuming":[109],"175":[110],"\u03bcW.":[111],"FOM":[113],"0.47":[118],"pJ/conv.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}