{"id":"https://openalex.org/W2954921467","doi":"https://doi.org/10.1109/tcsii.2019.2926152","title":"Design and Simulation of a 12 Gb/s Transceiver With 8-Tap FFE, Offset-Compensated Samplers and Fully Adaptive 1-Tap Speculative/3-Tap DFE and Sampling Phase for MIPI A-PHY Applications","display_name":"Design and Simulation of a 12 Gb/s Transceiver With 8-Tap FFE, Offset-Compensated Samplers and Fully Adaptive 1-Tap Speculative/3-Tap DFE and Sampling Phase for MIPI A-PHY Applications","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2954921467","doi":"https://doi.org/10.1109/tcsii.2019.2926152","mag":"2954921467"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2926152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2926152","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ieeexplore.ieee.org/document/8752403","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091717988","display_name":"Davide Menin","orcid":"https://orcid.org/0000-0002-8859-1073"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Menin","raw_affiliation_strings":["University of Udine, Udine, Italy","Polytechnic Department of Engineering and Architecture, University of Udine, Udine, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8859-1073","affiliations":[{"raw_affiliation_string":"University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]},{"raw_affiliation_string":"Polytechnic Department of Engineering and Architecture, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060798247","display_name":"Andrea Bandiziol","orcid":"https://orcid.org/0000-0002-7950-0416"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andrea Bandiziol","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","[Infineon Technologies, Villach, Austria]"],"raw_orcid":"https://orcid.org/0000-0002-7950-0416","affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"[Infineon Technologies, Villach, Austria]","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061164775","display_name":"Werner Grollitsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Werner Grollitsch","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","[Infineon Technologies, Villach, Austria]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"[Infineon Technologies, Villach, Austria]","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011833987","display_name":"Roberto Nonis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Roberto Nonis","raw_affiliation_strings":["Infineon Technologies, Villach, Austria","[Infineon Technologies, Villach, Austria]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"[Infineon Technologies, Villach, Austria]","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033037232","display_name":"Pierpaolo Palestri","orcid":"https://orcid.org/0000-0002-1672-1166"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pierpaolo Palestri","raw_affiliation_strings":["University of Udine, Udine, Italy","Polytechnic Department of Engineering and Architecture, University of Udine, Udine, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1672-1166","affiliations":[{"raw_affiliation_string":"University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]},{"raw_affiliation_string":"Polytechnic Department of Engineering and Architecture, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2744,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.53999617,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"67","issue":"8","first_page":"1369","last_page":"1373"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5771772265434265},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45620086789131165},{"id":"https://openalex.org/keywords/tap-water","display_name":"Tap water","score":0.4560215473175049},{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.44386032223701477},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4304552674293518},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36154240369796753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23002958297729492},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2297784984111786},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08557155728340149}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5771772265434265},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45620086789131165},{"id":"https://openalex.org/C17538187","wikidata":"https://www.wikidata.org/wiki/Q506004","display_name":"Tap water","level":2,"score":0.4560215473175049},{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.44386032223701477},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4304552674293518},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36154240369796753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23002958297729492},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2297784984111786},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08557155728340149},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsii.2019.2926152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2926152","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:air.uniud.it:11390/1188587","is_oa":true,"landing_page_url":"https://ieeexplore.ieee.org/document/8752403","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:iris.unimore.it:11380/1328110","is_oa":true,"landing_page_url":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8752403","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:air.uniud.it:11390/1188587","is_oa":true,"landing_page_url":"https://ieeexplore.ieee.org/document/8752403","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2016108465","https://openalex.org/W2098969636","https://openalex.org/W2130014519","https://openalex.org/W2172040238","https://openalex.org/W2173450406","https://openalex.org/W2177443808","https://openalex.org/W2576082940","https://openalex.org/W2800532110","https://openalex.org/W2801790922","https://openalex.org/W2807979475","https://openalex.org/W2811079879","https://openalex.org/W2893811807","https://openalex.org/W2941076892","https://openalex.org/W2957576328","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4283023968","https://openalex.org/W2576871777","https://openalex.org/W4249165909","https://openalex.org/W3001241562","https://openalex.org/W3133609219","https://openalex.org/W1540970618","https://openalex.org/W4360897432","https://openalex.org/W2042042879","https://openalex.org/W2285734469","https://openalex.org/W3116108134"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,34,74,78,141],"fully":[4],"adaptive":[5],"high-speed":[6],"serial":[7],"interface":[8,20,120,159],"designed":[9],"in":[10,105],"28-nm":[11],"planar":[12],"CMOS":[13],"technology":[14],"for":[15],"future":[16],"mobile":[17],"industry":[18],"processor":[19],"(MIPI)-compliant":[21],"automotive":[22],"microcontrollers":[23],"operating":[24],"at":[25,39,176],"12":[26],"Gb/s":[27],"over":[28],"long-reach":[29],"channels.":[30],"The":[31,52,65,82],"transmitter":[32],"has":[33,87],"voltage-mode":[35],"driver":[36,63],"and":[37,77,130],"operates":[38],"full":[40],"rate":[41],"featuring":[42,170],"an":[43,69,145,158],"8-tap":[44],"feed-forward":[45],"equalizer":[46,85],"with":[47],"tap":[48],"programmability":[49],"of":[50,61,93,118,140,144],"1/16.":[51],"transmitter's":[53],"output":[54],"impedance":[55],"tuning":[56],"is":[57,95,103],"performed":[58],"through":[59,154],"activation":[60],"different":[62],"replicas.":[64],"half-rate":[66],"receiver":[67],"features":[68],"analog":[70],"front-end":[71],"which":[72,94],"comprises":[73],"variable-gain":[75],"amplifier":[76,102],"continuous-time":[79],"linear":[80],"equalizer.":[81],"subsequent":[83],"decision-feedback":[84],"(DFE)":[86],"three":[88],"programmable":[89],"taps,":[90],"the":[91,106,116,119,127,131],"first":[92],"loop-unrolled":[96],"to":[97,114,121,124,172],"relax":[98],"timing":[99],"constraints.":[100],"Another":[101],"embedded":[104],"DFE's":[107],"summing":[108],"node.":[109],"We":[110],"employ":[111],"transistor-level":[112],"simulations":[113],"assess":[115],"capability":[117],"optimally":[122],"adapt":[123],"realistic":[125],"channels:":[126],"DFE":[128],"taps":[129],"data":[132],"sampling":[133],"phase":[134],"are":[135],"automatically":[136],"adapted":[137],"by":[138],"means":[139],"behavioural":[142],"implementation":[143],"least":[146],"mean":[147],"squares":[148],"algorithm":[149],"based":[150],"on":[151,162],"information":[152],"gathered":[153],"error":[155],"sampling.":[156],"Such":[157],"was":[160],"simulated":[161],"channels":[163],"representing":[164],"likely":[165],"MIPI":[166],"A-PHY":[167],"to-be-defined":[168],"specifications":[169],"up":[171],"33":[173],"dB":[174],"loss":[175],"6":[177],"GHz.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}