{"id":"https://openalex.org/W2946899231","doi":"https://doi.org/10.1109/tcsii.2019.2919186","title":"A Novel 0.5 V MCML D-Flip-Flop Topology Exploiting Forward Body Bias Threshold Lowering","display_name":"A Novel 0.5 V MCML D-Flip-Flop Topology Exploiting Forward Body Bias Threshold Lowering","publication_year":2019,"publication_date":"2019-05-27","ids":{"openalex":"https://openalex.org/W2946899231","doi":"https://doi.org/10.1109/tcsii.2019.2919186","mag":"2946899231"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2919186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2919186","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Elettronica e Telecomunicazioni, Universita degli Studi di Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Elettronica e Telecomunicazioni, Universita degli Studi di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Elettronica e Telecomunicazioni, Universita degli Studi di Roma La Sapienza, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Elettronica e Telecomunicazioni, Universita degli Studi di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Elettronica e Informatica, University of Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Elettronica e Informatica, University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010336494"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":1.9077,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.86221603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"67","issue":"3","first_page":"560","last_page":"564"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7347416877746582},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.717780590057373},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6591784954071045},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6141716241836548},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5943979024887085},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5779750943183899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5211694240570068},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4975569546222687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4408860206604004},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4104216396808624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3814515471458435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2584771513938904},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07456609606742859}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7347416877746582},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.717780590057373},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6591784954071045},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6141716241836548},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5943979024887085},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5779750943183899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5211694240570068},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4975569546222687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4408860206604004},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4104216396808624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3814515471458435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2584771513938904},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07456609606742859},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2019.2919186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2919186","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1390727","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1390727","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1997433601","https://openalex.org/W2017926762","https://openalex.org/W2030822983","https://openalex.org/W2075251767","https://openalex.org/W2076413252","https://openalex.org/W2097154741","https://openalex.org/W2100556628","https://openalex.org/W2134830891","https://openalex.org/W2135311156","https://openalex.org/W2150526221","https://openalex.org/W2156227527","https://openalex.org/W2157321309","https://openalex.org/W2168156204","https://openalex.org/W2170862407","https://openalex.org/W2171916916","https://openalex.org/W2280601454","https://openalex.org/W2289502992","https://openalex.org/W2308583975","https://openalex.org/W2518709042","https://openalex.org/W2524256285","https://openalex.org/W2598095323","https://openalex.org/W2758426500"],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W3134543635","https://openalex.org/W2359532622","https://openalex.org/W2921318524","https://openalex.org/W2377571686","https://openalex.org/W4380988671","https://openalex.org/W1925657225","https://openalex.org/W4389289750","https://openalex.org/W2995705423"],"abstract_inverted_index":{"This":[0],"brief":[1,61],"presents":[2],"ultra":[3],"low-voltage":[4],"CML":[5,30],"D-latch":[6],"and":[7,75,101],"D-Flip-Flop":[8],"(DFF)":[9],"topologies":[10,74,86],"in":[11],"deeply":[12],"scaled":[13],"CMOS":[14,99],"technologies,":[15],"able":[16,33],"to":[17,34,94,125],"operate":[18,35],"at":[19,36],"a":[20,38,47,62,76,95],"supply":[21,40,68],"voltage":[22,69,85],"as":[23,25],"low":[24,39,84],"0.5":[26],"V":[27],"(no":[28],"other":[29,83],"DFFs":[31],"are":[32,111],"such":[37],"voltage).":[41],"The":[42],"topology":[43],"is":[44,87],"based":[45],"on":[46,65],"modified":[48],"version":[49],"of":[50,81,118,128],"the":[51,57,66,72,79,82,115,119,126,129],"Folded":[52,121],"D-Latch,":[53],"recently":[54],"proposed":[55,73],"by":[56,71],"authors.":[58],"In":[59],"this":[60],"detailed":[63],"analysis":[64],"minimum":[67],"allowed":[70],"comparison":[77],"with":[78,123],"one":[80],"also":[88],"included.":[89],"Post":[90],"layout":[91],"Simulations":[92],"referring":[93],"commercial":[96],"28":[97],"nm":[98,107],"process":[100],"schematic":[102],"level":[103],"simulations":[104],"adopting":[105],"14":[106],"predictive":[108],"technology":[109],"models":[110],"provided.":[112],"They":[113],"show":[114],"heavy":[116],"advantages":[117],"improved":[120],"DFF":[122],"respect":[124],"state":[127],"art.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}