{"id":"https://openalex.org/W2929406152","doi":"https://doi.org/10.1109/tcsii.2019.2909117","title":"AW-SOM, an Algorithm for High-Speed Learning in Hardware Self-Organizing Maps","display_name":"AW-SOM, an Algorithm for High-Speed Learning in Hardware Self-Organizing Maps","publication_year":2019,"publication_date":"2019-04-03","ids":{"openalex":"https://openalex.org/W2929406152","doi":"https://doi.org/10.1109/tcsii.2019.2909117","mag":"2929406152"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2909117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2909117","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gian Carlo Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Di Nunzio","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048482308","display_name":"Rocco Fazzolari","orcid":"https://orcid.org/0000-0002-7383-2663"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Rocco Fazzolari","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Re","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044774713","display_name":"Sergio Span\u00f2","orcid":"https://orcid.org/0000-0002-8230-7211"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Spano","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028297120"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":3.1835,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.93534439,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"67","issue":"2","first_page":"380","last_page":"384"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7537512183189392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6917945146560669},{"id":"https://openalex.org/keywords/self-organizing-map","display_name":"Self-organizing map","score":0.6836701035499573},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6345570087432861},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5289829969406128},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4966889023780823},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4891095757484436},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.48342835903167725},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4422963261604309},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.421487420797348},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41344037652015686},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36176255345344543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33691245317459106},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.298134446144104},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0773567259311676},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.06395629048347473}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7537512183189392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6917945146560669},{"id":"https://openalex.org/C111168008","wikidata":"https://www.wikidata.org/wiki/Q1136838","display_name":"Self-organizing map","level":3,"score":0.6836701035499573},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6345570087432861},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5289829969406128},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4966889023780823},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4891095757484436},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.48342835903167725},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4422963261604309},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.421487420797348},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41344037652015686},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36176255345344543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33691245317459106},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.298134446144104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0773567259311676},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.06395629048347473},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2019.2909117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2909117","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:art.torvergata.it:2108/238347","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/238347","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1512060711","https://openalex.org/W1514205146","https://openalex.org/W1545214528","https://openalex.org/W1556426376","https://openalex.org/W1603515040","https://openalex.org/W1838294648","https://openalex.org/W1977054316","https://openalex.org/W2006862994","https://openalex.org/W2021891987","https://openalex.org/W2046079134","https://openalex.org/W2110802877","https://openalex.org/W2156266331","https://openalex.org/W2164695966","https://openalex.org/W2587137911","https://openalex.org/W2590112380","https://openalex.org/W2600158037","https://openalex.org/W2760448676","https://openalex.org/W3183452638","https://openalex.org/W4248527740","https://openalex.org/W6630605390","https://openalex.org/W6798651032"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2027972911","https://openalex.org/W2146343568","https://openalex.org/W2013643406","https://openalex.org/W2157978810","https://openalex.org/W2111089054","https://openalex.org/W1500978221"],"abstract_inverted_index":{"Self-Organizing":[0],"Maps":[1],"(SOM)":[2],"represent":[3],"one":[4],"of":[5,27,61,79,100,103,113,129],"the":[6,19,25,35,54,59,64,72,101,124],"most":[7],"used":[8],"clustering":[9],"algorithms.":[10],"A":[11],"strong":[12],"limitation":[13],"in":[14,21,51,63,127],"hardware":[15,39,88],"SOM":[16,65,80],"implementations":[17,89],"is":[18,85,94],"decrease":[20],"processing":[22,96],"speed":[23,56,97],"when":[24],"number":[26,60,102],"neurons":[28,62,104],"and":[29,90],"features":[30],"increase.":[31],"For":[32],"this":[33,68],"reason,":[34],"literature":[36],"provides":[37],"different":[38],"solutions,":[40],"often":[41],"based":[42],"on":[43],"Field":[44],"Programmable":[45],"Gate":[46],"Arrays":[47],"(FPGAs).":[48],"Unfortunately,":[49],"even":[50],"these":[52],"cases,":[53],"computing":[55],"decreases":[57],"as":[58],"increases.":[66],"In":[67],"brief,":[69],"authors":[70],"present":[71],"All":[73],"Winner-SOM":[74],"(AW-SOM),":[75],"a":[76,95,106,111],"modified":[77],"version":[78],"algorithm.":[81],"The":[82],"proposed":[83],"algorithm":[84],"suitable":[86],"for":[87],"its":[91],"main":[92],"characteristic":[93],"almost":[98],"independent":[99],"reaching":[105],"145":[107],"MHz":[108],"clock":[109],"within":[110],"range":[112],"16":[114],"to":[115,121],"256":[116],"neurons.":[117],"This":[118],"feature":[119],"allows":[120],"considerably":[122],"increase":[123],"system":[125],"performance":[126],"terms":[128],"computation":[130],"rate.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":6}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2019-04-11T00:00:00"}