{"id":"https://openalex.org/W2921050867","doi":"https://doi.org/10.1109/tcsii.2019.2905786","title":"A Two-Stage Switched-Capacitor Integrator for High Gain Inverter-Like Architectures","display_name":"A Two-Stage Switched-Capacitor Integrator for High Gain Inverter-Like Architectures","publication_year":2019,"publication_date":"2019-03-18","ids":{"openalex":"https://openalex.org/W2921050867","doi":"https://doi.org/10.1109/tcsii.2019.2905786","mag":"2921050867"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2905786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2905786","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11568/1042558","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048786468","display_name":"Paolo Bruschi","orcid":"https://orcid.org/0000-0003-2073-1073"},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]},{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]},{"id":"https://openalex.org/I4210130157","display_name":"Institute of Informatics and Telematics","ror":"https://ror.org/02gdcn153","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210130157","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"P. Bruschi","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","IEIIT-PISA, CNR, Italy","Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"IEIIT-PISA, CNR, Italy","institution_ids":["https://openalex.org/I4210130157","https://openalex.org/I4210100607"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001432278","display_name":"Alessandro Catania","orcid":"https://orcid.org/0000-0001-7242-6228"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Catania","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028712232","display_name":"Simone Del Cesta","orcid":"https://orcid.org/0000-0002-6405-3043"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Del Cesta","raw_affiliation_strings":["Dialog Semiconductor, Livorno, Italy","Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor, Livorno, Italy","institution_ids":[]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080172474","display_name":"Massimo Piotto","orcid":"https://orcid.org/0000-0002-0197-3686"},"institutions":[{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]},{"id":"https://openalex.org/I4210130157","display_name":"Institute of Informatics and Telematics","ror":"https://ror.org/02gdcn153","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210130157","https://openalex.org/I4210155236"]},{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Piotto","raw_affiliation_strings":["Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","IEIIT-PISA, CNR, Italy","Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell\u2019Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"IEIIT-PISA, CNR, Italy","institution_ids":["https://openalex.org/I4210130157","https://openalex.org/I4210100607"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048786468"],"corresponding_institution_ids":["https://openalex.org/I108290504","https://openalex.org/I4210100607","https://openalex.org/I4210130157"],"apc_list":null,"apc_paid":null,"fwci":0.8803,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.70951398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"67","issue":"2","first_page":"210","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.9405045509338379},{"id":"https://openalex.org/keywords/op-amp-integrator","display_name":"Op amp integrator","score":0.8160625696182251},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6829205751419067},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.669119119644165},{"id":"https://openalex.org/keywords/integrating-adc","display_name":"Integrating ADC","score":0.5854671001434326},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5626881122589111},{"id":"https://openalex.org/keywords/passive-integrator-circuit","display_name":"Passive integrator circuit","score":0.5356307625770569},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5318505167961121},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5282484889030457},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.49647170305252075},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4778323173522949},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.4679238796234131},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42506515979766846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4092390239238739},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32042205333709717},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2963586449623108},{"id":"https://openalex.org/keywords/rc-circuit","display_name":"RC circuit","score":0.2521072030067444}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.9405045509338379},{"id":"https://openalex.org/C159606330","wikidata":"https://www.wikidata.org/wiki/Q3799294","display_name":"Op amp integrator","level":5,"score":0.8160625696182251},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6829205751419067},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.669119119644165},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.5854671001434326},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5626881122589111},{"id":"https://openalex.org/C30839866","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Passive integrator circuit","level":5,"score":0.5356307625770569},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5318505167961121},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5282484889030457},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.49647170305252075},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4778323173522949},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.4679238796234131},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42506515979766846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4092390239238739},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32042205333709717},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2963586449623108},{"id":"https://openalex.org/C39394816","wikidata":"https://www.wikidata.org/wiki/Q939318","display_name":"RC circuit","level":4,"score":0.2521072030067444},{"id":"https://openalex.org/C100329506","wikidata":"https://www.wikidata.org/wiki/Q336439","display_name":"\u0106uk converter","level":4,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2019.2905786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2905786","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:arpi.unipi.it:11568/1042558","is_oa":true,"landing_page_url":"http://hdl.handle.net/11568/1042558","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:arpi.unipi.it:11568/1042558","is_oa":true,"landing_page_url":"http://hdl.handle.net/11568/1042558","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1985277589","https://openalex.org/W2003114078","https://openalex.org/W2065808645","https://openalex.org/W2071156240","https://openalex.org/W2082095663","https://openalex.org/W2102388997","https://openalex.org/W2108640248","https://openalex.org/W2144158928","https://openalex.org/W2162026718","https://openalex.org/W2286199991","https://openalex.org/W2328659534","https://openalex.org/W2530522874","https://openalex.org/W2770444667"],"related_works":["https://openalex.org/W2143449266","https://openalex.org/W2388167301","https://openalex.org/W2563503076","https://openalex.org/W2130119779","https://openalex.org/W2090668620","https://openalex.org/W2065081920","https://openalex.org/W2368860006","https://openalex.org/W2058962136","https://openalex.org/W1126422289","https://openalex.org/W1968014829"],"abstract_inverted_index":{"A":[0,57],"discrete-time,":[1],"switched":[2],"capacitor":[3],"integrator":[4,8,92],"is":[5,9,27,40,60,72,84],"presented.":[6],"The":[7,33,124],"based":[10],"on":[11,99,130],"a":[12,24,41],"two-stage":[13],"architecture":[14],"where":[15],"the":[16,20,30,37,61,69,75,82,88,91,100,104,113,136,145,150],"first":[17],"stage":[18],"converts":[19],"input":[21],"voltage":[22,71,98],"into":[23,29],"charge":[25],"that":[26],"accumulated":[28],"second":[31],"stage.":[32],"main":[34],"strength":[35],"of":[36,81,90,103,126,147],"proposed":[38],"circuit":[39,83],"higher":[42],"dc":[43,93],"gain":[44,94,114],"with":[45,66,118,135],"respect":[46,119],"to":[47,86,111,120,143],"previous":[48],"solutions,":[49,68],"making":[50],"it":[51],"optimal":[52],"for":[53],"low-voltage":[54],"inverter-like":[55,132],"integrators.":[56],"further":[58],"advantage":[59],"fact":[62],"that,":[63],"in":[64],"contrast":[65],"existing":[67],"output":[70],"valid":[73],"across":[74],"whole":[76],"clock":[77],"cycle.":[78],"Theoretical":[79],"analysis":[80],"performed":[85,110,129],"calculate":[87],"dependence":[89],"and":[95,115,152],"input-referred":[96],"offset":[97],"corresponding":[101],"parameters":[102],"constituting":[105],"amplifiers.":[106],"Discrete-time":[107],"simulations":[108,128],"are":[109,141],"estimate":[112],"phase":[116],"error":[117],"an":[121,131],"ideal":[122],"integrator.":[123],"results":[125],"electrical":[127],"prototype,":[133],"designed":[134],"UMC":[137],"0.18-\u03bcm":[138],"CMOS":[139],"process,":[140],"presented":[142],"show":[144],"impact":[146],"non-idealities":[148],"from":[149],"amplifiers":[151],"switches.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2019-03-22T00:00:00"}