{"id":"https://openalex.org/W2911298008","doi":"https://doi.org/10.1109/tcsii.2019.2893498","title":"A 9 Gb/s/ch Transceiver With Reference-Less Data-Embedded Pseudo-Differential Clock Signaling for Graphics Memory Interfaces","display_name":"A 9 Gb/s/ch Transceiver With Reference-Less Data-Embedded Pseudo-Differential Clock Signaling for Graphics Memory Interfaces","publication_year":2019,"publication_date":"2019-01-28","ids":{"openalex":"https://openalex.org/W2911298008","doi":"https://doi.org/10.1109/tcsii.2019.2893498","mag":"2911298008"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2019.2893498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2893498","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025679671","display_name":"Junyoung Song","orcid":"https://orcid.org/0000-0002-7994-7234"},"institutions":[{"id":"https://openalex.org/I146429904","display_name":"Incheon National University","ror":"https://ror.org/02xf7p935","country_code":"KR","type":"education","lineage":["https://openalex.org/I146429904"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Junyoung Song","raw_affiliation_strings":["Department of Electronics Engineering, Incheon National University, Incheon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, Incheon National University, Incheon, South Korea","institution_ids":["https://openalex.org/I146429904"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101612707","display_name":"Yongtae Kim","orcid":"https://orcid.org/0000-0001-7039-973X"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yongtae Kim","raw_affiliation_strings":["School of Computer Science and Engineering, Kyungpook National University, Daegu, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Kyungpook National University, Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777092","display_name":"Chulwoo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025679671"],"corresponding_institution_ids":["https://openalex.org/I146429904"],"apc_list":null,"apc_paid":null,"fwci":0.2413,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.52966441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"66","issue":"12","first_page":"1982","last_page":"1986"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7592738270759583},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7141964435577393},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.6284107565879822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5842658281326294},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5212374329566956},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5199126601219177},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5166661739349365},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5025477409362793},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48985931277275085},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4736703038215637},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4678690433502197},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.43250924348831177},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30356669425964355},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.24943938851356506},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.16302472352981567},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15464672446250916},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15112686157226562},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.10439971089363098}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7592738270759583},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7141964435577393},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.6284107565879822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5842658281326294},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5212374329566956},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5199126601219177},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5166661739349365},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5025477409362793},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48985931277275085},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4736703038215637},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4678690433502197},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.43250924348831177},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30356669425964355},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.24943938851356506},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.16302472352981567},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15464672446250916},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15112686157226562},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.10439971089363098},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2019.2893498","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2019.2893498","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2370988582","display_name":null,"funder_award_id":"NRF-2018R1D1A1A02086062","funder_id":"https://openalex.org/F4320311687","funder_display_name":"Ministry of Education"}],"funders":[{"id":"https://openalex.org/F4320311687","display_name":"Ministry of Education","ror":"https://ror.org/03m01yf64"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1988362789","https://openalex.org/W2006951630","https://openalex.org/W2021794454","https://openalex.org/W2036694687","https://openalex.org/W2072102935","https://openalex.org/W2093375154","https://openalex.org/W2099195220","https://openalex.org/W2133158895","https://openalex.org/W2592767926","https://openalex.org/W2793529293","https://openalex.org/W6656482724","https://openalex.org/W6659810640","https://openalex.org/W6675045894"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2749274223","https://openalex.org/W3013924136","https://openalex.org/W2076992934","https://openalex.org/W2474747038","https://openalex.org/W2052455055","https://openalex.org/W2001020839","https://openalex.org/W2224788396","https://openalex.org/W2031867410","https://openalex.org/W2565835957"],"abstract_inverted_index":{"A":[0],"9":[1,123],"Gb/s/ch":[2,124],"transceiver":[3],"with":[4,72,122],"a":[5,19,38],"reference-less":[6],"data-embedded":[7],"pseudo-differential":[8],"clock":[9,34,57,61,74,133],"signaling":[10],"(RDCS)":[11],"for":[12],"graphics":[13,98],"memory":[14,99],"interfaces":[15,100],"is":[16,30,49,70,134],"proposed":[17,107,110],"in":[18,42,62,86,96,130],"65-nm":[20],"CMOS":[21],"technology.":[22],"In":[23,90,137],"the":[24,27,43,47,53,63,68,73,76,78,87,92,97,106,131,139,143],"RDCS":[25],"transceiver,":[26],"output":[28],"data":[29,48,54,69,80,125],"embedded":[31],"into":[32],"differential":[33],"signal":[35,58],"by":[36,51,104],"adopting":[37],"multi-level":[39],"amplitude":[40],"modulation":[41],"transmitter":[44],"(TX),":[45],"and":[46,127,145,149],"recovered":[50,83,132],"extracting":[52],"information":[55],"from":[56],"without":[59,84],"reference":[60],"receiver":[64],"(RX)":[65],"side.":[66,89],"Because":[67],"synchronized":[71],"at":[75],"TX,":[77],"received":[79],"can":[81,101],"be":[82,102],"DLL":[85],"RX":[88,146],"addition,":[91,138],"additional":[93],"pins":[94],"required":[95],"removed":[103],"applying":[105],"RDCS.":[108],"The":[109],"design":[111],"achieves":[112],"less":[113],"than":[114],"10":[115],"<sup":[116],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[118],"bit":[119],"error":[120],"rate":[121],"rate,":[126],"measured":[128],"jitter":[129],"1.42":[135],"psRMS.":[136],"power":[140],"efficiencies":[141],"of":[142],"TX":[144],"are":[147],"2.33":[148],"1.03":[150],"pJ/bit,":[151],"respectively.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}