{"id":"https://openalex.org/W2906313120","doi":"https://doi.org/10.1109/tcsii.2018.2889225","title":"An Ultra-Dense 2FeFET TCAM Design Based on a Multi-Domain FeFET Model","display_name":"An Ultra-Dense 2FeFET TCAM Design Based on a Multi-Domain FeFET Model","publication_year":2018,"publication_date":"2018-12-21","ids":{"openalex":"https://openalex.org/W2906313120","doi":"https://doi.org/10.1109/tcsii.2018.2889225","mag":"2906313120"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2889225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2889225","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071383109","display_name":"Xunzhao Yin","orcid":"https://orcid.org/0000-0003-4656-9545"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xunzhao Yin","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0003-4656-9545","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075633314","display_name":"Kai Ni","orcid":"https://orcid.org/0000-0002-3628-3431"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai Ni","raw_affiliation_strings":["Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-3628-3431","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064528017","display_name":"Dayane Reis","orcid":"https://orcid.org/0000-0002-8571-1308"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dayane Reis","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-8571-1308","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036105393","display_name":"Suman Datta","orcid":"https://orcid.org/0000-0001-6044-5173"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suman Datta","raw_affiliation_strings":["Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0001-6044-5173","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0001-7776-4306","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaobo Sharon Hu","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-6636-9738","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":4.5451,"has_fulltext":false,"cited_by_count":141,"citation_normalized_percentile":{"value":0.95334244,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"66","issue":"9","first_page":"1577","last_page":"1581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12046","display_name":"MXene and MAX Phase Materials","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7336534857749939},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6735149025917053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6635143756866455},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5656539797782898},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5242940783500671},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.42090919613838196},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3869466781616211},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3657369613647461},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3133132755756378},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2705666124820709},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.19806569814682007},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18214747309684753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13128629326820374},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1251848340034485},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.09720399975776672}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7336534857749939},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6735149025917053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6635143756866455},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5656539797782898},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5242940783500671},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.42090919613838196},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3869466781616211},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3657369613647461},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3133132755756378},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2705666124820709},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.19806569814682007},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18214747309684753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13128629326820374},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1251848340034485},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.09720399975776672},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2018.2889225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2889225","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8700000047683716}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1536792390","https://openalex.org/W1539686131","https://openalex.org/W1594747477","https://openalex.org/W1968310982","https://openalex.org/W1976902828","https://openalex.org/W2006317948","https://openalex.org/W2008987170","https://openalex.org/W2055411146","https://openalex.org/W2075960179","https://openalex.org/W2102754081","https://openalex.org/W2122757690","https://openalex.org/W2130195589","https://openalex.org/W2136308753","https://openalex.org/W2148256155","https://openalex.org/W2331783522","https://openalex.org/W2342750693","https://openalex.org/W2424280650","https://openalex.org/W2530532291","https://openalex.org/W2532453544","https://openalex.org/W2536491920","https://openalex.org/W2613103714","https://openalex.org/W2613567208","https://openalex.org/W2786159202","https://openalex.org/W2787573708","https://openalex.org/W2799043997","https://openalex.org/W2800070060","https://openalex.org/W2894948827","https://openalex.org/W2899077824","https://openalex.org/W2962709951","https://openalex.org/W4237454176","https://openalex.org/W4249654426","https://openalex.org/W6642391461","https://openalex.org/W6664188284","https://openalex.org/W6728285519","https://openalex.org/W6750683844"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W2952918855","https://openalex.org/W1970117475","https://openalex.org/W4396815615","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W4381388454"],"abstract_inverted_index":{"Ternary":[0],"content":[1],"addressable":[2],"memories":[3],"(TCAMs)":[4],"represent":[5],"a":[6,24,89,95,120,144,158],"form":[7],"of":[8,49,141,143,157],"logic-in-memory":[9],"and":[10,18,54,83,103,113,147],"are":[11],"currently":[12],"widely":[13],"used":[14],"in":[15],"routers,":[16],"caches,":[17],"efficient":[19,78],"machine":[20],"learning":[21],"models.":[22],"From":[23],"technology":[25],"prospective,":[26],"researchers":[27],"have":[28],"begun":[29],"to":[30,37,47,58,73],"consider":[31],"various":[32],"non-volatile":[33],"(NV)":[34],"memory":[35,132],"technologies":[36],"design":[38,92,106],"NV":[39],"TCAMs":[40,109],"that":[41,119,142],"may":[42],"offer":[43],"improvements":[44],"with":[45,107,151],"respect":[46],"figures":[48],"merit,":[50],"such":[51],"as":[52],"energy":[53,127],"delay":[55],"when":[56],"compared":[57],"conventional":[59],"CMOS":[60,145],"designs.":[61,153],"Among":[62],"these":[63],"devices,":[64],"ferroelectric":[65],"field":[66],"effect":[67],"transistors":[68],"(FeFETs)":[69],"stand":[70],"out":[71],"due":[72],"their":[74],"high":[75],"ION/IOFF":[76],"ratio,":[77],"voltage-driven":[79],"write":[80,126],"mechanism,":[81],"low-cost,":[82],"CMOS-compatible":[84],"fabrication":[85],"process.":[86],"We":[87,101],"propose":[88],"2FeFET":[90,121,159],"TCAM":[91,122,160],"based":[93],"on":[94,149],"state-of-the-art,":[96],"experimentally":[97],"calibrated":[98],"FeFET":[99],"model.":[100],"evaluate":[102],"compare":[104],"our":[105],"other":[108],"at":[110],"the":[111],"cell":[112,137],"array":[114],"levels.":[115],"Our":[116],"results":[117],"suggest":[118],"requires":[123],"3.5\u00d7/3200\u00d7":[124],"less":[125,164],"than":[128,165],"CMOS/resistive":[129],"random":[130],"access":[131],"(ReRAM)":[133],"TCAMs,":[134,167],"respectively.":[135,168],"The":[136,154],"area":[138],"is":[139,148,161],"13%":[140],"TCAM,":[146],"par":[150],"ReRAM":[152],"search":[155],"energy-delay-product":[156],"also":[162],"4.1\u00d7/2.8\u00d7":[163],"CMOS/ReRAM":[166]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":17},{"year":2024,"cited_by_count":19},{"year":2023,"cited_by_count":29},{"year":2022,"cited_by_count":35},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":10}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}