{"id":"https://openalex.org/W2896870372","doi":"https://doi.org/10.1109/tcsii.2018.2875589","title":"Low-Cost FPGA Hardware Implementation of Matrix Converter Switch Control","display_name":"Low-Cost FPGA Hardware Implementation of Matrix Converter Switch Control","publication_year":2018,"publication_date":"2018-10-11","ids":{"openalex":"https://openalex.org/W2896870372","doi":"https://doi.org/10.1109/tcsii.2018.2875589","mag":"2896870372"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2875589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2875589","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029112800","display_name":"Remigiusz Wi\u015bniewski","orcid":"https://orcid.org/0000-0001-6829-2263"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Remigiusz Wisniewski","raw_affiliation_strings":["Institute of Electrical Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"raw_orcid":"https://orcid.org/0000-0001-6829-2263","affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075280877","display_name":"Grzegorz Bazyd\u0142o","orcid":"https://orcid.org/0000-0003-3103-4767"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Grzegorz Bazydlo","raw_affiliation_strings":["Institute of Electrical Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"raw_orcid":"https://orcid.org/0000-0003-3103-4767","affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072758489","display_name":"Pawe\u0142 Szcze\u015bniak","orcid":"https://orcid.org/0000-0002-5822-3878"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Pawel Szczesniak","raw_affiliation_strings":["Institute of Electrical Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"raw_orcid":"https://orcid.org/0000-0002-5822-3878","affiliations":[{"raw_affiliation_string":"Institute of Electrical Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":1.6413,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.84907704,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"66","issue":"7","first_page":"1177","last_page":"1181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8363389372825623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7184890508651733},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6081019043922424},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5568980574607849},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4359057545661926},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41596582531929016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38791561126708984},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10468515753746033}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8363389372825623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7184890508651733},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6081019043922424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5568980574607849},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4359057545661926},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41596582531929016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38791561126708984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10468515753746033},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2018.2875589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2875589","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1753581027","https://openalex.org/W2002492562","https://openalex.org/W2004733300","https://openalex.org/W2064002350","https://openalex.org/W2083855876","https://openalex.org/W2278628055","https://openalex.org/W2334725632","https://openalex.org/W2347156424","https://openalex.org/W2482541471","https://openalex.org/W2604174880","https://openalex.org/W2613377812","https://openalex.org/W2617537390","https://openalex.org/W2740628125"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2340647897","https://openalex.org/W3139915793"],"abstract_inverted_index":{"An":[0],"idea":[1],"for":[2,84],"a":[3,7,29,80,85,136],"hardware":[4,63,82,94,111,133],"realization":[5],"of":[6,49,55,120,131],"space":[8],"vector":[9],"modulation":[10],"in":[11,18,28,135],"the":[12,26,46,59,92,96,110,114,132],"direct":[13],"matrix":[14,86],"converter":[15,87],"is":[16,23],"proposed":[17,115],"this":[19],"brief.":[20],"The":[21,36,123,129],"method":[22,124],"oriented":[24],"toward":[25],"implementation":[27,134],"low-cost":[30,137],"field":[31],"programmable":[32],"gate":[33],"arrays":[34],"(FPGAs).":[35],"traditional":[37],"algorithms":[38],"usually":[39],"involve":[40],"digital":[41],"signal":[42],"processors,":[43],"which":[44],"drive":[45],"large":[47],"number":[48],"power":[50],"transistors":[51],"and":[52,74],"\u201cnon-standard":[53],"positions":[54],"control":[56],"pulses\u201d":[57],"during":[58],"switching":[60],"sequence.":[61],"Thus,":[62],"implementations":[64],"have":[65],"become":[66],"popular":[67],"since":[68],"particular":[69],"operations":[70],"are":[71,139],"performed":[72],"faster":[73],"more":[75],"efficiently.":[76],"This":[77],"brief":[78],"proposes":[79],"novel":[81],"algorithm":[83],"switch":[88],"control.":[89],"Contrary":[90],"to":[91,108],"existing":[93],"methods,":[95],"presented":[97],"technique":[98],"does":[99],"not":[100],"require":[101],"specialized":[102],"modeling":[103],"tools,":[104],"nor":[105],"advanced":[106],"converters":[107],"achieve":[109],"representation.":[112],"Furthermore,":[113],"solution":[116],"permits":[117],"concurrent":[118],"computation":[119],"most":[121],"operations.":[122],"has":[125],"been":[126],"verified":[127],"experimentally.":[128],"results":[130],"FPGA":[138],"discussed.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}