{"id":"https://openalex.org/W2915223667","doi":"https://doi.org/10.1109/tcsii.2018.2873194","title":"Fast HUB Floating-Point Adder for FPGA","display_name":"Fast HUB Floating-Point Adder for FPGA","publication_year":2019,"publication_date":"2019-05-20","ids":{"openalex":"https://openalex.org/W2915223667","doi":"https://doi.org/10.1109/tcsii.2018.2873194","mag":"2915223667"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2873194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2873194","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/10630/16620","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089234420","display_name":"Julio Villalba","orcid":"https://orcid.org/0000-0001-8557-3876"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Villalba","raw_affiliation_strings":["Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain"],"raw_orcid":"https://orcid.org/0000-0001-8557-3876","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019066865","display_name":"Javier Hormigo","orcid":"https://orcid.org/0000-0002-5454-6821"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Hormigo","raw_affiliation_strings":["Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain"],"raw_orcid":"https://orcid.org/0000-0002-5454-6821","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089627159","display_name":"Sonia Gonz\u00e1lez-Navarro","orcid":"https://orcid.org/0000-0002-5636-7042"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sonia Gonzalez-Navarro","raw_affiliation_strings":["Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain"],"raw_orcid":"https://orcid.org/0000-0002-5636-7042","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain","institution_ids":["https://openalex.org/I82767444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82767444"],"apc_list":null,"apc_paid":null,"fwci":1.1569,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7987969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"66","issue":"6","first_page":"1028","last_page":"1032"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9390249252319336},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8028014898300171},{"id":"https://openalex.org/keywords/rounding","display_name":"Rounding","score":0.7223803400993347},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6989691257476807},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6559472680091858},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5496916174888611},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5407282710075378},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.536972165107727},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.5116096138954163},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.49342551827430725},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.47962984442710876},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.4788627326488495},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.44786280393600464},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4342862665653229},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3546002507209778},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19584405422210693},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1459234058856964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1275688111782074},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10610178112983704},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.10544732213020325}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9390249252319336},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8028014898300171},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.7223803400993347},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6989691257476807},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6559472680091858},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5496916174888611},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5407282710075378},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.536972165107727},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.5116096138954163},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.49342551827430725},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.47962984442710876},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4788627326488495},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.44786280393600464},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4342862665653229},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3546002507209778},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19584405422210693},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1459234058856964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1275688111782074},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10610178112983704},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.10544732213020325},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2018.2873194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2873194","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:riuma.uma.es:10630/16620","is_oa":true,"landing_page_url":"https://hdl.handle.net/10630/16620","pdf_url":null,"source":{"id":"https://openalex.org/S4306401385","display_name":"Repositorio Institucional de la Universidad de M\u00e1laga (University of M\u00e1laga)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82767444","host_organization_name":"Universidad de M\u00e1laga","host_organization_lineage":["https://openalex.org/I82767444"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"journal article"}],"best_oa_location":{"id":"pmh:oai:riuma.uma.es:10630/16620","is_oa":true,"landing_page_url":"https://hdl.handle.net/10630/16620","pdf_url":null,"source":{"id":"https://openalex.org/S4306401385","display_name":"Repositorio Institucional de la Universidad de M\u00e1laga (University of M\u00e1laga)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82767444","host_organization_name":"Universidad de M\u00e1laga","host_organization_lineage":["https://openalex.org/I82767444"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"journal article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1501569833","https://openalex.org/W2085973257","https://openalex.org/W2106942255","https://openalex.org/W2107170344","https://openalex.org/W2132367502","https://openalex.org/W2142676556","https://openalex.org/W2167902870","https://openalex.org/W2335227580","https://openalex.org/W2342490988","https://openalex.org/W2347156424","https://openalex.org/W2792081414","https://openalex.org/W4237611199","https://openalex.org/W6676286007"],"related_works":["https://openalex.org/W2364181090","https://openalex.org/W4299002946","https://openalex.org/W2950518102","https://openalex.org/W3215589575","https://openalex.org/W2336476964","https://openalex.org/W3150959508","https://openalex.org/W2953746839","https://openalex.org/W1571090276","https://openalex.org/W1979504894","https://openalex.org/W2530498711"],"abstract_inverted_index":{"Several":[0],"previous":[1,45],"publications":[2],"have":[3],"shown":[4],"the":[5,42,57,63,76,82,90,93],"area":[6],"and":[7,23],"delay":[8],"reduction":[9],"when":[10],"implementing":[11],"real":[12],"number":[13],"computation":[14],"using":[15],"half-unit":[16],"biased":[17],"(HUB)":[18],"formats":[19],"for":[20,34,49,97],"both":[21],"floating-point":[22,32],"fixed-point.":[24],"In":[25],"this":[26],"brief,":[27],"we":[28],"present":[29],"an":[30],"HUB":[31,47,95],"adder":[33,96],"field-programmable":[35],"gate":[36],"array":[37],"(FPGA)":[38],"which":[39,61],"greatly":[40],"improves":[41],"speed":[43],"of":[44,78,92],"proposed":[46,83],"designs":[48],"these":[50],"devices.":[51],"Our":[52],"architecture":[53],"is":[54],"based":[55],"on":[56],"double":[58],"path":[59,68],"technique":[60],"reduces":[62],"execution":[64],"time":[65],"since":[66],"each":[67],"works":[69],"in":[70,81],"parallel.":[71],"We":[72],"also":[73],"deal":[74],"with":[75],"implementation":[77],"unbiased":[79],"rounding":[80],"adder.":[84],"Experimental":[85],"results":[86],"are":[87],"presented":[88],"showing":[89],"goodness":[91],"new":[94],"FPGA.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}