{"id":"https://openalex.org/W2884932822","doi":"https://doi.org/10.1109/tcsii.2018.2860903","title":"A Reconfigurable and Extendable Digital Architecture for Mixed Signal Power Electronics Controller","display_name":"A Reconfigurable and Extendable Digital Architecture for Mixed Signal Power Electronics Controller","publication_year":2018,"publication_date":"2018-07-27","ids":{"openalex":"https://openalex.org/W2884932822","doi":"https://doi.org/10.1109/tcsii.2018.2860903","mag":"2884932822"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2860903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2860903","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054594208","display_name":"Yajie Wu","orcid":"https://orcid.org/0000-0002-0723-9271"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Ya-Jie Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Macau, Macau, China","State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043052453","display_name":"Chi\u2010Seng Lam","orcid":"https://orcid.org/0000-0003-3669-6743"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Chi-Seng Lam","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China","State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025624802","display_name":"Man\u2010Chung Wong","orcid":"https://orcid.org/0000-0001-5453-8576"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Man-Chung Wong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Macau, Macau, China","State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073702117","display_name":"Sai\u2010Weng Sin","orcid":"https://orcid.org/0000-0001-9346-8291"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Sai-Weng Sin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Macau, Macau, China","State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui Paulo Martins","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Macau, Macau, China","State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5054594208"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.2609,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.57061945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"65","issue":"10","first_page":"1480","last_page":"1484"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10223","display_name":"Microgrid Control and Optimization","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9427137970924377},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.6980135440826416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5785421133041382},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5420310497283936},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5349314212799072},{"id":"https://openalex.org/keywords/digital-control","display_name":"Digital control","score":0.5118738412857056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4856375753879547},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.47703880071640015},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4503055810928345},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4175936281681061},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31676170229911804},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31404563784599304},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2315492331981659},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08581942319869995}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9427137970924377},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.6980135440826416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5785421133041382},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5420310497283936},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5349314212799072},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.5118738412857056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4856375753879547},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.47703880071640015},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4503055810928345},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4175936281681061},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31676170229911804},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31404563784599304},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2315492331981659},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08581942319869995},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2018.2860903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2860903","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1996950085","https://openalex.org/W2004624283","https://openalex.org/W2008031333","https://openalex.org/W2015005208","https://openalex.org/W2028033910","https://openalex.org/W2058707220","https://openalex.org/W2063533947","https://openalex.org/W2066551154","https://openalex.org/W2113406373","https://openalex.org/W2160874270"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W2069545207","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2914540329","https://openalex.org/W2076933953"],"abstract_inverted_index":{"This":[0,45,140],"brief":[1,46],"presents":[2],"the":[3,28,41,58,70,73,126],"design":[4,52,71],"of":[5],"a":[6,50],"reconfigurable":[7],"and":[8,90,113,116,138],"extendable":[9,102],"digital":[10,30,96,128,141],"architecture":[11,98,142],"for":[12,40,145],"an":[13],"integrated":[14],"mixed":[15,147],"signal":[16,148],"power":[17,131],"electronics":[18],"(PE)":[19],"controller":[20,42,59,77,97,129,150],"as":[21],"it":[22,118],"could":[23],"achieve":[24],"better":[25],"performances":[26],"than":[27],"purely":[29],"or":[31],"analog":[32],"PE":[33,63,111,149],"controller.":[34],"A":[35],"computer-based":[36],"configuration":[37],"software":[38,74],"interface":[39],"is":[43,99,143],"developed.":[44],"aims":[47],"to":[48,81,108,134],"develop":[49],"user-interface":[51],"platform":[53],"that":[54],"can":[55],"easily":[56,101],"guide":[57],"function":[60],"in":[61,119,130],"feature-shared":[62],"applications.":[64],"Here,":[65],"we":[66,114,123],"simplify":[67],"not":[68],"only":[69],"at":[72],"level":[75],"allowing":[76],"hardware's":[78],"swift":[79],"reconfigurability":[80,137],"save":[82],"development":[83],"time,":[84],"but":[85],"also":[86,100],"allow":[87],"parallel":[88],"processing":[89],"programmable":[91],"on-the-fly":[92],"ability.":[93],"The":[94],"proposed":[95,127],"by":[103],"adding":[104],"more":[105],"building":[106],"blocks":[107],"realize":[109],"additional":[110],"applications":[112],"designed":[115],"fabricated":[117],"65-nm":[120],"CMOS.":[121],"Finally,":[122],"tested":[124],"experimentally":[125],"quality":[132],"compensators":[133],"verify":[135],"its":[136],"effectiveness.":[139],"fundamental":[144],"future":[146],"integration.":[151]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}