{"id":"https://openalex.org/W2811079879","doi":"https://doi.org/10.1109/tcsii.2018.2850148","title":"Design and Characterization of a 9.2-Gb/s Transceiver for Automotive Microcontroller Applications With 8-Taps FFE and 1-Tap Unrolled/4-Taps DFE","display_name":"Design and Characterization of a 9.2-Gb/s Transceiver for Automotive Microcontroller Applications With 8-Taps FFE and 1-Tap Unrolled/4-Taps DFE","publication_year":2018,"publication_date":"2018-06-25","ids":{"openalex":"https://openalex.org/W2811079879","doi":"https://doi.org/10.1109/tcsii.2018.2850148","mag":"2811079879"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2850148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2850148","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11380/1328085","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060798247","display_name":"Andrea Bandiziol","orcid":"https://orcid.org/0000-0002-7950-0416"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andrea Bandiziol","raw_affiliation_strings":["Design Enabling and Systems, Infineon Technologies, Villach, Austria"],"raw_orcid":"https://orcid.org/0000-0002-7950-0416","affiliations":[{"raw_affiliation_string":"Design Enabling and Systems, Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061164775","display_name":"Werner Grollitsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Werner Grollitsch","raw_affiliation_strings":["Design Enabling and Systems, Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Enabling and Systems, Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069215336","display_name":"Giovanni Steffan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Giovanni Steffan","raw_affiliation_strings":["Design Enabling and Systems, Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Enabling and Systems, Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011833987","display_name":"Roberto Nonis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Roberto Nonis","raw_affiliation_strings":["Design Enabling and Systems, Infineon Technologies, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Enabling and Systems, Infineon Technologies, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033037232","display_name":"Pierpaolo Palestri","orcid":"https://orcid.org/0000-0002-1672-1166"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Pierpaolo Palestri","raw_affiliation_strings":["Polytechnic Department of Engineering and Architecture, University of Udine, Udine, Italy"],"raw_orcid":"https://orcid.org/0000-0002-1672-1166","affiliations":[{"raw_affiliation_string":"Polytechnic Department of Engineering and Architecture, University of Udine, Udine, Italy","institution_ids":["https://openalex.org/I129043915"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.396,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60754936,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"65","issue":"10","first_page":"1305","last_page":"1309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.7311750054359436},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7260394096374512},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.6604310274124146},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.6487545967102051},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5717654228210449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4867849051952362},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.43553128838539124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.327578604221344},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3205277621746063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2218155562877655},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19616323709487915},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18417125940322876},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.11501458287239075},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.09492582082748413}],"concepts":[{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.7311750054359436},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7260394096374512},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.6604310274124146},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.6487545967102051},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5717654228210449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4867849051952362},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.43553128838539124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.327578604221344},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3205277621746063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2218155562877655},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19616323709487915},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18417125940322876},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.11501458287239075},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.09492582082748413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsii.2018.2850148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2850148","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:air.uniud.it:11390/1138481","is_oa":false,"landing_page_url":"http://hdl.handle.net/11390/1138481","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:iris.unimore.it:11380/1328085","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1328085","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1328085","is_oa":true,"landing_page_url":"https://hdl.handle.net/11380/1328085","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1966954653","https://openalex.org/W2016108465","https://openalex.org/W2100403807","https://openalex.org/W2145923236","https://openalex.org/W2173450406","https://openalex.org/W2173515608","https://openalex.org/W2176101535","https://openalex.org/W2177443808","https://openalex.org/W2179392195","https://openalex.org/W2491890768","https://openalex.org/W2567217840","https://openalex.org/W2576082940","https://openalex.org/W2794384407","https://openalex.org/W2800532110","https://openalex.org/W6723686005","https://openalex.org/W6749819885"],"related_works":["https://openalex.org/W4249165909","https://openalex.org/W2117255793","https://openalex.org/W2113805088","https://openalex.org/W3188388194","https://openalex.org/W4244023365","https://openalex.org/W4311591647","https://openalex.org/W2115569193","https://openalex.org/W2008228605","https://openalex.org/W1995409306","https://openalex.org/W2161127017"],"abstract_inverted_index":{"We":[0],"have":[1],"designed":[2],"a":[3,16,68],"high-speed":[4],"serial":[5],"interface":[6],"operating":[7],"at":[8],"9.2":[9],"Gb/s":[10],"for":[11,108],"an":[12,26,76],"automotive":[13,109],"microcontroller":[14],"in":[15],"28-nm":[17],"planar":[18],"CMOS":[19],"technology.":[20],"The":[21,49,72],"full-rate":[22],"voltage-mode":[23],"transmitter":[24],"features":[25,52],"8-tap":[27],"feed-forward":[28],"equalization":[29,55,60,92],"where":[30],"each":[31],"tap":[32],"can":[33],"be":[34],"programmed":[35],"with":[36,61,67],"steps":[37],"of":[38,78],"1/16.":[39],"Impedance":[40],"tuning":[41],"is":[42],"possible":[43],"by":[44],"activating":[45],"different":[46],"driver":[47],"replicas.":[48],"half-rate":[50],"receiver":[51],"continuous":[53],"time-linear":[54],"as":[56,58],"well":[57,102],"decision-feedback":[59],"4":[62],"taps":[63],"(one":[64],"loop-unrolled),":[65],"along":[66],"dedicated":[69],"phase-detection":[70],"algorithm.":[71],"final":[73],"circuit":[74],"occupies":[75],"area":[77],"0.125":[79],"mm2and":[80],"consumes":[81],"5.7":[82],"mW/Gb/s":[83],"under":[84],"nominal":[85],"conditions.":[86],"Experimental":[87],"characterization":[88],"demonstrates":[89],"that":[90],"the":[91,98],"strategies":[93],"are":[94],"able":[95],"to":[96],"improve":[97],"bit":[99],"error":[100],"rate":[101],"below":[103],"10-12with":[104],"typical":[105],"communication":[106],"channels":[107],"applications.":[110]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}