{"id":"https://openalex.org/W2795675301","doi":"https://doi.org/10.1109/tcsii.2018.2849925","title":"An Efficient I/O Architecture for RAM-Based Content-Addressable Memory on FPGA","display_name":"An Efficient I/O Architecture for RAM-Based Content-Addressable Memory on FPGA","publication_year":2018,"publication_date":"2018-06-25","ids":{"openalex":"https://openalex.org/W2795675301","doi":"https://doi.org/10.1109/tcsii.2018.2849925","mag":"2795675301"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2849925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2849925","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1804.02330","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082701055","display_name":"Xuan-Thuan Nguyen","orcid":"https://orcid.org/0000-0002-3963-8728"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Xuan-Thuan Nguyen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","[Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"[Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada]","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025387024","display_name":"Trong-Thuc Hoang","orcid":"https://orcid.org/0000-0002-4078-0836"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Trong-Thuc Hoang","raw_affiliation_strings":["Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]},{"raw_affiliation_string":"[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]","institution_ids":["https://openalex.org/I20529979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101959025","display_name":"Hong-Thu Nguyen","orcid":"https://orcid.org/0000-0002-9522-2903"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hong-Thu Nguyen","raw_affiliation_strings":["Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]},{"raw_affiliation_string":"[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]","institution_ids":["https://openalex.org/I20529979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080458729","display_name":"Katsumi Inoue","orcid":"https://orcid.org/0000-0002-2717-9122"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Katsumi Inoue","raw_affiliation_strings":["Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]},{"raw_affiliation_string":"[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]","institution_ids":["https://openalex.org/I20529979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042912660","display_name":"Cong\u2010Kha Pham","orcid":"https://orcid.org/0000-0001-5255-4919"},"institutions":[{"id":"https://openalex.org/I20529979","display_name":"University of Electro-Communications","ror":"https://ror.org/02x73b849","country_code":"JP","type":"education","lineage":["https://openalex.org/I20529979"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Cong-Kha Pham","raw_affiliation_strings":["Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan","institution_ids":["https://openalex.org/I20529979"]},{"raw_affiliation_string":"[Department of Network Engineering and Informatics, University of Electro-Communications, Tokyo, Japan]","institution_ids":["https://openalex.org/I20529979"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5082701055"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04741429,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"66","issue":"3","first_page":"472","last_page":"476"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7091546654701233},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.705255389213562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6094213128089905},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4956446886062622},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.48298516869544983},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4803244173526764},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4761652648448944},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.436614990234375},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4280279278755188},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4226679801940918},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.36713090538978577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3635813593864441},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3096027672290802},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1686534583568573},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15115317702293396},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11490720510482788}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7091546654701233},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.705255389213562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6094213128089905},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4956446886062622},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.48298516869544983},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4803244173526764},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4761652648448944},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.436614990234375},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4280279278755188},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4226679801940918},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.36713090538978577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3635813593864441},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3096027672290802},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1686534583568573},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15115317702293396},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11490720510482788},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tcsii.2018.2849925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2849925","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:1804.02330","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1804.02330","pdf_url":"https://arxiv.org/pdf/1804.02330","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"mag:2795675301","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/1804.02330.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.1804.02330","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.1804.02330","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1804.02330","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1804.02330","pdf_url":"https://arxiv.org/pdf/1804.02330","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2795675301.pdf","grobid_xml":"https://content.openalex.org/works/W2795675301.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1536792390","https://openalex.org/W1996635038","https://openalex.org/W2006115588","https://openalex.org/W2013406643","https://openalex.org/W2068933159","https://openalex.org/W2076157046","https://openalex.org/W2561621772","https://openalex.org/W2767585707","https://openalex.org/W4239721110"],"related_works":["https://openalex.org/W2962709951","https://openalex.org/W2021260287","https://openalex.org/W2394641275","https://openalex.org/W2587748659","https://openalex.org/W2032619558","https://openalex.org/W2947576255","https://openalex.org/W3016834779","https://openalex.org/W2947178375","https://openalex.org/W2156138507","https://openalex.org/W3091006527","https://openalex.org/W2249321911","https://openalex.org/W2933246250","https://openalex.org/W3199086977","https://openalex.org/W2010909490","https://openalex.org/W2976137532","https://openalex.org/W2901754442","https://openalex.org/W3091826466","https://openalex.org/W2037890886","https://openalex.org/W3176701885","https://openalex.org/W3128966520"],"abstract_inverted_index":{"Despite":[0],"the":[1,11,32,38,43,50,57,97,100,111,136,155,169],"impressive":[2],"search":[3],"rate":[4],"of":[5,14,27,72,99,113],"one":[6],"key":[7],"per":[8],"clock":[9],"cycle,":[10],"update":[12],"stage":[13,35,40],"a":[15,132],"random-access-memory-based":[16],"content-addressable-memory":[17],"(RAM-based":[18],"CAM)":[19],"always":[20],"suffers":[21],"high":[22],"latency.":[23],"Two":[24],"primary":[25],"causes":[26],"such":[28],"latency":[29,98],"include:":[30],"1)":[31],"compulsory":[33],"erasing":[34,101],"along":[36],"with":[37],"writing":[39],"and":[41,56,91],"2)":[42],"major":[44],"difference":[45],"in":[46,141],"data":[47,120],"width":[48,121],"between":[49],"RAM-based":[51,73],"CAM":[52,75],"(e.g.,":[53,60],"8-bit":[54],"width)":[55],"modern":[58,114],"systems":[59,115],"256-bit":[61,133],"width).":[62],"This":[63],"brief,":[64],"therefore,":[65],"proposes":[66],"an":[67,142],"efficient":[68],"input/output":[69],"(I/O)":[70],"architecture":[71],"binary":[74],"(RCAM)":[76],"for":[77,135],"low-latency":[78],"update.":[79],"To":[80],"achieve":[81,158],"this":[82],"goal,":[83],"three":[84],"techniques,":[85],"namely":[86],"centralized":[87],"erase":[88],"RAM,":[89],"bit-sliced,":[90],"hierarchical-partitioning,":[92],"are":[93],"proposed":[94,156],"to":[95,106,109,126,168],"eliminate":[96],"stage,":[102],"as":[103,105,166],"well":[104],"allow":[107],"RCAM":[108],"exploit":[110],"bandwidth":[112],"effectively.":[116],"Several":[117],"RCAMs,":[118],"whose":[119],"ranges":[122],"from":[123],"8":[124],"bits":[125],"64":[127],"bits,":[128],"were":[129],"integrated":[130],"into":[131],"system":[134],"evaluation.":[137],"The":[138],"experimental":[139],"results":[140],"Intel":[143],"Arria":[144],"V":[145],"5ASTFD5":[146],"field-programmable":[147],"gate":[148],"array":[149],"prove":[150],"that,":[151],"at":[152,159],"100":[153],"MHz,":[154],"designs":[157],"least":[160],"9.6":[161],"times":[162],"higher":[163],"I/O":[164],"efficiency":[165],"compared":[167],"traditional":[170],"RCAM.":[171]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}