{"id":"https://openalex.org/W2803518486","doi":"https://doi.org/10.1109/tcsii.2018.2836920","title":"Resource-Efficient Parallel Tree-Based Join Architecture on FPGA","display_name":"Resource-Efficient Parallel Tree-Based Join Architecture on FPGA","publication_year":2018,"publication_date":"2018-05-15","ids":{"openalex":"https://openalex.org/W2803518486","doi":"https://doi.org/10.1109/tcsii.2018.2836920","mag":"2803518486"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2836920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2836920","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018297661","display_name":"Huan Zhang","orcid":"https://orcid.org/0000-0003-3146-3908"},"institutions":[{"id":"https://openalex.org/I168879160","display_name":"Zhejiang University of Science and Technology","ror":"https://ror.org/05mx0wr29","country_code":"CN","type":"education","lineage":["https://openalex.org/I168879160"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Huan Zhang","raw_affiliation_strings":["Department of Instrument Science & Technology, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-3146-3908","affiliations":[{"raw_affiliation_string":"Department of Instrument Science & Technology, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I168879160"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103054164","display_name":"Bei Zhao","orcid":"https://orcid.org/0000-0002-7245-9924"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bei Zhao","raw_affiliation_strings":["School of Computer Science and Technology, Hangzhou Dianzi University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100359316","display_name":"Weijun Li","orcid":"https://orcid.org/0000-0002-8401-7699"},"institutions":[{"id":"https://openalex.org/I159389169","display_name":"Ningbo University of Technology","ror":"https://ror.org/037dym702","country_code":"CN","type":"education","lineage":["https://openalex.org/I159389169"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei-Jun Li","raw_affiliation_strings":["Ningbo Institute of Technology, Zhejiang University, Ningbo, China"],"raw_orcid":"https://orcid.org/0000-0002-8401-7699","affiliations":[{"raw_affiliation_string":"Ningbo Institute of Technology, Zhejiang University, Ningbo, China","institution_ids":["https://openalex.org/I159389169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019784887","display_name":"Zhenguo Ma","orcid":"https://orcid.org/0000-0002-7283-2637"},"institutions":[{"id":"https://openalex.org/I168879160","display_name":"Zhejiang University of Science and Technology","ror":"https://ror.org/05mx0wr29","country_code":"CN","type":"education","lineage":["https://openalex.org/I168879160"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen-Guo Ma","raw_affiliation_strings":["Department of Instrument Science & Technology, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-7283-2637","affiliations":[{"raw_affiliation_string":"Department of Instrument Science & Technology, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I168879160"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043895556","display_name":"Feng Yu","orcid":"https://orcid.org/0000-0002-9740-2537"},"institutions":[{"id":"https://openalex.org/I168879160","display_name":"Zhejiang University of Science and Technology","ror":"https://ror.org/05mx0wr29","country_code":"CN","type":"education","lineage":["https://openalex.org/I168879160"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Yu","raw_affiliation_strings":["Department of Instrument Science & Technology, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-9740-2537","affiliations":[{"raw_affiliation_string":"Department of Instrument Science & Technology, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I168879160"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5018297661"],"corresponding_institution_ids":["https://openalex.org/I168879160"],"apc_list":null,"apc_paid":null,"fwci":1.8391,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84675744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"66","issue":"1","first_page":"111","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10317","display_name":"Advanced Database Systems and Queries","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8364416360855103},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.706536591053009},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6537715196609497},{"id":"https://openalex.org/keywords/hash-join","display_name":"Hash join","score":0.5737133622169495},{"id":"https://openalex.org/keywords/tuple","display_name":"Tuple","score":0.5529806017875671},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5107226371765137},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5015690326690674},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.4942186176776886},{"id":"https://openalex.org/keywords/join","display_name":"Join (topology)","score":0.49191880226135254},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.45582565665245056},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4434163570404053},{"id":"https://openalex.org/keywords/parallel-database","display_name":"Parallel database","score":0.4188612699508667},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3801596760749817},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.307688444852829},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28624603152275085},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15261048078536987},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11908426880836487}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8364416360855103},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.706536591053009},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6537715196609497},{"id":"https://openalex.org/C188805328","wikidata":"https://www.wikidata.org/wiki/Q4060691","display_name":"Hash join","level":3,"score":0.5737133622169495},{"id":"https://openalex.org/C118930307","wikidata":"https://www.wikidata.org/wiki/Q600590","display_name":"Tuple","level":2,"score":0.5529806017875671},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5107226371765137},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5015690326690674},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.4942186176776886},{"id":"https://openalex.org/C2776124973","wikidata":"https://www.wikidata.org/wiki/Q3183033","display_name":"Join (topology)","level":2,"score":0.49191880226135254},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.45582565665245056},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4434163570404053},{"id":"https://openalex.org/C2777541480","wikidata":"https://www.wikidata.org/wiki/Q2051600","display_name":"Parallel database","level":2,"score":0.4188612699508667},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3801596760749817},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.307688444852829},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28624603152275085},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15261048078536987},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11908426880836487},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2018.2836920","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2836920","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G792852453","display_name":null,"funder_award_id":"2017QN81003","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"}],"funders":[{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1490155054","https://openalex.org/W1970076885","https://openalex.org/W1995304976","https://openalex.org/W2017739070","https://openalex.org/W2022361942","https://openalex.org/W2108907376","https://openalex.org/W2114965603","https://openalex.org/W2117987151","https://openalex.org/W2120335261","https://openalex.org/W2143909327","https://openalex.org/W2167097446","https://openalex.org/W2508516675","https://openalex.org/W2575908230","https://openalex.org/W2589156932","https://openalex.org/W2733107613","https://openalex.org/W2788535231","https://openalex.org/W2795553818","https://openalex.org/W6683959019"],"related_works":["https://openalex.org/W2381211091","https://openalex.org/W2091359263","https://openalex.org/W4283362132","https://openalex.org/W2469706965","https://openalex.org/W1589496614","https://openalex.org/W4234452035","https://openalex.org/W2159860101","https://openalex.org/W3187487646","https://openalex.org/W4205996836","https://openalex.org/W1981952567"],"abstract_inverted_index":{"The":[0,64,119,141],"offloading":[1],"and":[2,31,53,85,128,151,173,180],"acceleration":[3],"of":[4,22,149,160],"database":[5,26,83,103],"operations":[6],"on":[7,33,50,60,124,138],"field":[8],"programmable":[9],"gate":[10],"arrays":[11],"(FPGAs)":[12],"have":[13,28,43],"been":[14,29],"extensively":[15],"studied":[16],"for":[17,112,146],"a":[18,24,55,61,74,101,109,125,147,157],"long":[19],"time.":[20],"Architectures":[21],"join,":[23],"key":[25],"operation,":[27],"proposed":[30,120],"optimized":[32],"FPGAs.":[34],"However,":[35],"these":[36],"join":[37,57],"architectures":[38],"are":[39],"either":[40],"resource-intensive":[41],"or":[42],"low-throughput.":[44],"In":[45,105],"this":[46,113],"brief,":[47],"we":[48,107],"focus":[49],"the":[51,69,81,86,91,94,129,134,170],"equi-join":[52],"propose":[54,108],"resource-efficient":[56],"architecture":[58,65,92,114],"based":[59],"tree":[62,76,95],"model.":[63],"needs":[66],"two":[67],"phases:":[68],"build":[70],"phase,":[71,88],"in":[72,89,176],"which":[73,90,166],"binary":[75],"is":[77,167],"built":[78],"by":[79],"using":[80],"first":[82],"table,":[84],"probe":[87],"searches":[93],"to":[96,115],"find":[97],"matching":[98],"solutions":[99],"through":[100],"second":[102],"table.":[104],"addition,":[106],"parallel":[110],"implementation":[111],"improve":[116],"its":[117],"performance.":[118],"design":[121,155],"was":[122],"implemented":[123],"Xilinx":[126],"FPGA,":[127],"results":[130,143],"were":[131],"compared":[132],"with":[133,169],"most":[135],"recent":[136],"works":[137],"hardware":[139],"join.":[140],"experimental":[142],"demonstrate":[144],"that":[145],"range":[148],"parallelism":[150],"dataset":[152],"sizes,":[153],"our":[154],"achieves":[156],"data":[158,181],"throughput":[159],"8\u2013100":[161],"million":[162],"tuples":[163],"per":[164],"second,":[165],"compatible":[168],"bus":[171],"rate,":[172],"performs":[174],"well":[175],"balancing":[177],"resource":[178],"utilization":[179],"throughput.":[182]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}