{"id":"https://openalex.org/W2790333238","doi":"https://doi.org/10.1109/tcsii.2018.2819430","title":"A 4266 Mb/s/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An Adaptive 3-Step Eye Detection Algorithm for Memory Controller","display_name":"A 4266 Mb/s/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An Adaptive 3-Step Eye Detection Algorithm for Memory Controller","publication_year":2018,"publication_date":"2018-03-26","ids":{"openalex":"https://openalex.org/W2790333238","doi":"https://doi.org/10.1109/tcsii.2018.2819430","mag":"2790333238"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2819430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2819430","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011378967","display_name":"Mino Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Mino Kim","raw_affiliation_strings":["DRAM Product Development Division, SK Hynix, Icheon, South Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Product Development Division, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045809760","display_name":"Joo\u2010Hyung Chae","orcid":"https://orcid.org/0000-0001-6354-5612"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo-Hyung Chae","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066064536","display_name":"Sungphil Choi","orcid":"https://orcid.org/0000-0001-7857-8783"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungphil Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046116005","display_name":"Gi-Moon Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gi-Moon Hong","raw_affiliation_strings":["DRAM Product Development Division, SK Hynix, Icheon, South Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Product Development Division, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043836783","display_name":"Hyeongjun Ko","orcid":"https://orcid.org/0000-0002-5025-6771"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeongjun Ko","raw_affiliation_strings":["DRAM Product Development Division, SK Hynix, Icheon, South Korea"],"affiliations":[{"raw_affiliation_string":"DRAM Product Development Division, SK Hynix, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080332152","display_name":"Suhwan Kim","orcid":"https://orcid.org/0000-0001-9107-2963"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suhwan Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5011378967"],"corresponding_institution_ids":["https://openalex.org/I134353371"],"apc_list":null,"apc_paid":null,"fwci":0.785,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.73145442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"65","issue":"12","first_page":"1894","last_page":"1898"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9801999926567078,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7354611158370972},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.5949679613113403},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.5220184922218323},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5067034363746643},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4702048897743225},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.4443947672843933},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43463563919067383},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4192364513874054},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.28494197130203247},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17510265111923218},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11244571208953857}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7354611158370972},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.5949679613113403},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.5220184922218323},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5067034363746643},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4702048897743225},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.4443947672843933},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43463563919067383},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4192364513874054},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.28494197130203247},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17510265111923218},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11244571208953857},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2018.2819430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2819430","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G49742069","display_name":null,"funder_award_id":"10080570","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320330746","display_name":"Korea Semiconductor Research Consortium","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2015625576","https://openalex.org/W2027886943","https://openalex.org/W2052472389","https://openalex.org/W2081250279","https://openalex.org/W2099195220","https://openalex.org/W2125626914","https://openalex.org/W2132943370","https://openalex.org/W2140890778","https://openalex.org/W2170156067","https://openalex.org/W2179530124","https://openalex.org/W2344791441","https://openalex.org/W2541478615","https://openalex.org/W2594689197","https://openalex.org/W2611116148","https://openalex.org/W6670864944","https://openalex.org/W6675045894","https://openalex.org/W6678656529","https://openalex.org/W6728875057"],"related_works":["https://openalex.org/W3029046703","https://openalex.org/W2145876553","https://openalex.org/W2139221936","https://openalex.org/W2017861587","https://openalex.org/W2600032170","https://openalex.org/W2790811635","https://openalex.org/W2019727651","https://openalex.org/W1999544091","https://openalex.org/W2065974882","https://openalex.org/W2344039297"],"abstract_inverted_index":{"A":[0,79],"4266Mb/s/pin":[1],"LPDDR4":[2,99],"interface":[3],"with":[4,89,97,131],"an":[5,13,35],"asynchronous":[6],"feedback":[7,50],"continuous-time":[8],"linear":[9],"equalizer":[10,51],"(AF-CTLE)":[11],"and":[12,41,64,70,95,107,110,119,127,139,144],"adaptive":[14,56],"3-step":[15,57],"eye":[16,58],"detection":[17,59],"algorithm":[18,60],"for":[19],"memory":[20],"controller":[21],"is":[22],"presented.":[23],"The":[24,55,101,133],"AF-CTLE":[25,123],"removes":[26],"the":[27,39,75,111],"glitch":[28],"of":[29],"DQS":[30],"without":[31,122],"training":[32],"by":[33,45],"applying":[34],"offset":[36],"larger":[37],"than":[38],"noise,":[40],"improves":[42],"read":[43,112,140],"margin":[44,103,113],"operating":[46],"as":[47],"a":[48,85],"decision":[49],"in":[52,67,72,84],"DQ":[53],"path.":[54],"reduces":[61],"power":[62,134],"consumption":[63],"black-out":[65],"time":[66],"initialization":[68],"sequence":[69],"retraining":[71],"comparison":[73],"to":[74,124,130],"2-D":[76],"full":[77],"scanning.":[78],"prototype":[80],"chip":[81],"was":[82,104,114],"implemented":[83],"65-nm":[86],"CMOS":[87],"process":[88],"fine-pitch":[90],"ball":[91],"grid":[92],"array":[93],"package":[94],"tested":[96],"commodity":[98],"memory.":[100],"write":[102,138],"0.36":[105],"UI":[106,118,126],"148":[108],"mV;":[109],"enhanced":[115],"from":[116],"0.30":[117],"76":[120],"mV":[121,129],"0.47":[125],"80":[128],"AF-CTLE.":[132],"efficiency":[135],"during":[136],"burst":[137],"were":[141],"5.68":[142],"pJ/bit":[143],"1.83":[145],"pJ/bit,":[146],"respectively.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}